On Wed, Mar 27, 2013 at 08:24:42PM -0000, Lokesh Vutla wrote: > EMIF supports a global warm reset mode, during which the > EMIF keeps the SDRAM content. But if leveling is enabled > at the time of warm reset for DDR3, the following steps > needs to be done after warm reset: > 1) Keep EMIF in self refresh mode. > 2) Reset PHY to bring back the PHY to a known state. > 3) Start Levelling procedure. > Doing the same. > And also enabling DLL lock and code output after warm reset. > > Tested on OMAP5432 ES2.0 > > Signed-off-by: Lokesh Vutla <lokeshvu...@ti.com>
Applied to u-boot-ti/master, thanks! -- Tom
signature.asc
Description: Digital signature
_______________________________________________ U-Boot mailing list U-Boot@lists.denx.de http://lists.denx.de/mailman/listinfo/u-boot