On 27 December 2014 at 05:10, Bin Meng <[email protected]> wrote:
> On x86, some peripherals on pci buses need to be accessed in the
> early phase (eg: pci uart) with a valid pci memory/io address,
> thus scan the pci bus and do the corresponding resource allocation.
>
> Signed-off-by: Bin Meng <[email protected]>
> ---
>
> Changes in v2: None

Acked-by: Simon Glass <[email protected]>

>
>  arch/x86/cpu/pci.c | 1 +
>  1 file changed, 1 insertion(+)
_______________________________________________
U-Boot mailing list
[email protected]
http://lists.denx.de/mailman/listinfo/u-boot

Reply via email to