Hi Alex,
I made a few comments below:
On Sun, 2009-08-02 at 22:24 -0700, Alex Dubov wrote:
> STx AMC8548 board is an old, AMC form factor, MPC8548 based board intended
> for RapidIO applications. It features 16MiB NAND flash, one DDR2 soDIMM
> slot, ethernet on front panel and backplane, RapidIO on backplane, USB
> controller on local bus (not currently enabled) and no PCI of any kind.
When you say its an "old" board, hopefully its still being used. ie
adding support for an "old" board still has some value? :)
> Signed-off-by: Alex Dubov <oa...@yahoo.com>
> ---
> board/stxamc8548/Makefile | 54 ++++++
> board/stxamc8548/config.mk | 32 ++++
> board/stxamc8548/ddr.c | 87 +++++++++
> board/stxamc8548/law.c | 54 ++++++
> board/stxamc8548/stxamc8548.c | 260 +++++++++++++++++++++++++++
> board/stxamc8548/tlb.c | 91 ++++++++++
> board/stxamc8548/u-boot.lds | 143 +++++++++++++++
> include/configs/stxamc8548.h | 396
> +++++++++++++++++++++++++++++++++++++++++
> 8 files changed, 1117 insertions(+), 0 deletions(-)
> create mode 100644 board/stxamc8548/Makefile
> create mode 100644 board/stxamc8548/config.mk
> create mode 100644 board/stxamc8548/ddr.c
> create mode 100644 board/stxamc8548/law.c
> create mode 100644 board/stxamc8548/stxamc8548.c
> create mode 100644 board/stxamc8548/tlb.c
> create mode 100644 board/stxamc8548/u-boot.lds
> create mode 100644 include/configs/stxamc8548.h
You'll need to add entries to MAINTAINERS and MAKEALL.
> diff --git a/board/stxamc8548/Makefile b/board/stxamc8548/Makefile
> new file mode 100644
> index 0000000..c19a527
> --- /dev/null
> +++ b/board/stxamc8548/Makefile
> @@ -0,0 +1,54 @@
> +#
> +# Copyright 2004 Freescale Semiconductor.
> +# (C) Copyright 2001-2006
> +# Wolfgang Denk, DENX Software Engineering, w...@denx.de.
> +#
> +# See file CREDITS for list of people who contributed to this
> +# project.
> +#
> +# This program is free software; you can redistribute it and/or
> +# modify it under the terms of the GNU General Public License as
> +# published by the Free Software Foundation; either version 2 of
> +# the License, or (at your option) any later version.
> +#
> +# This program is distributed in the hope that it will be useful,
> +# but WITHOUT ANY WARRANTY; without even the implied warranty of
> +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> +# GNU General Public License for more details.
> +#
> +# You should have received a copy of the GNU General Public License
> +# along with this program; if not, write to the Free Software
> +# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> +# MA 02111-1307 USA
> +#
> +
> +include $(TOPDIR)/config.mk
> +
> +LIB = $(obj)lib$(BOARD).a
> +
> +COBJS-y += $(BOARD).o
> +COBJS-y += ddr.o
> +COBJS-y += law.o
> +COBJS-y += tlb.o
> +
> +SRCS := $(SOBJS-y:.o=.S) $(COBJS-y:.o=.c)
> +OBJS := $(addprefix $(obj),$(COBJS-y))
> +SOBJS := $(addprefix $(obj),$(SOBJS-y))
> +
> +$(LIB): $(obj).depend $(OBJS) $(SOBJS)
> + $(AR) $(ARFLAGS) $@ $(OBJS)
> +
> +clean:
> + rm -f $(OBJS) $(SOBJS)
> +
> +distclean: clean
> + rm -f $(LIB) core *.bak $(obj).depend
> +
> +#########################################################################
> +
> +# defines $(obj).depend target
> +include $(SRCTREE)/rules.mk
> +
> +sinclude $(obj).depend
> +
> +#########################################################################
> diff --git a/board/stxamc8548/config.mk b/board/stxamc8548/config.mk
> new file mode 100644
> index 0000000..923828b
> --- /dev/null
> +++ b/board/stxamc8548/config.mk
> @@ -0,0 +1,32 @@
> +#
> +# Copyright 2009 Alex Dubov <oa...@yahoo.com>
> +#
> +# See file CREDITS for list of people who contributed to this
> +# project.
> +#
> +# This program is free software; you can redistribute it and/or
> +# modify it under the terms of the GNU General Public License as
> +# published by the Free Software Foundation; either version 2 of
> +# the License, or (at your option) any later version.
> +#
> +# This program is distributed in the hope that it will be useful,
> +# but WITHOUT ANY WARRANTY; without even the implied warranty of
> +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> +# GNU General Public License for more details.
> +#
> +# You should have received a copy of the GNU General Public License
> +# along with this program; if not, write to the Free Software
> +# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> +# MA 02111-1307 USA
> +#
> +
> +#
> +# STx amc8548 board
> +#
> +ifndef TEXT_BASE
> +TEXT_BASE = 0xfffc0000
> +endif
> +
> +PLATFORM_CPPFLAGS += -DCONFIG_E500=1
> +PLATFORM_CPPFLAGS += -DCONFIG_MPC85xx=1
> +PLATFORM_CPPFLAGS += -DCONFIG_MPC8548=1
> diff --git a/board/stxamc8548/ddr.c b/board/stxamc8548/ddr.c
> new file mode 100644
> index 0000000..1fd04d7
> --- /dev/null
> +++ b/board/stxamc8548/ddr.c
> @@ -0,0 +1,87 @@
> +/*
> + * Copyright 2008 Freescale Semiconductor, Inc.
> + * Copyright 2009 Alex Dubov <oa...@yahoo.com>
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License
> + * Version 2 as published by the Free Software Foundation.
> + */
> +
> +#include <common.h>
> +#include <i2c.h>
> +
> +#include <asm/fsl_ddr_sdram.h>
> +#include <asm/fsl_ddr_dimm_params.h>
> +
> +static void
> +get_spd(ddr2_spd_eeprom_t *spd, unsigned char i2c_address)
> +{
> + i2c_read(i2c_address, 0, 1, (uchar *)spd, sizeof(ddr2_spd_eeprom_t));
> +}
> +
> +unsigned int fsl_ddr_get_mem_data_rate(void)
> +{
> + return get_ddr_freq(0);
> +}
> +
> +void fsl_ddr_get_spd(ddr2_spd_eeprom_t *ctrl_dimms_spd,
> + unsigned int ctrl_num)
> +{
> + unsigned int i;
> +
> + if (ctrl_num) {
> + printf("%s unexpected ctrl_num = %u\n", __FUNCTION__, ctrl_num);
> + return;
> + }
> +
> + for (i = 0; i < CONFIG_DIMM_SLOTS_PER_CTLR; i++) {
> + get_spd(&(ctrl_dimms_spd[i]), SPD_EEPROM_ADDRESS);
> + }
> +}
> +
> +void fsl_ddr_board_options(memctl_options_t *popts,
> + dimm_params_t *pdimm,
> + unsigned int ctrl_num)
> +{
> + /*
> + * Factors to consider for clock adjust:
> + * - number of chips on bus
> + * - position of slot
> + * - DDR1 vs. DDR2?
> + * - ???
> + *
> + * This needs to be determined on a board-by-board basis.
> + * 0110 3/4 cycle late
> + * 0111 7/8 cycle late
> + */
> + popts->clk_adjust = 6;
> +
> + /*
> + * Factors to consider for CPO:
> + * - frequency
> + * - ddr1 vs. ddr2
> + */
> + popts->cpo_override = 7;
> +
> + /*
> + * Factors to consider for write data delay:
> + * - number of DIMMs
> + *
> + * 1 = 1/4 clock delay
> + * 2 = 1/2 clock delay
> + * 3 = 3/4 clock delay
> + * 4 = 1 clock delay
> + * 5 = 5/4 clock delay
> + * 6 = 3/2 clock delay
> + */
> + popts->write_data_delay = 3;
> +
> + /* 2T timing enable */
> + popts->twoT_en = 1;
> +
> + /*
> + * Factors to consider for half-strength driver enable:
> + * - number of DIMMs installed
> + */
> + popts->half_strength_driver_enable = 0;
> +}
> diff --git a/board/stxamc8548/law.c b/board/stxamc8548/law.c
> new file mode 100644
> index 0000000..109d8c9
> --- /dev/null
> +++ b/board/stxamc8548/law.c
> @@ -0,0 +1,54 @@
> +/*
> + * Copyright 2008 Freescale Semiconductor, Inc.
> + *
> + * (C) Copyright 2000
> + * Wolfgang Denk, DENX Software Engineering, w...@denx.de.
> + *
> + * Copyright 2009 Alex Dubov <oa...@yahoo.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#include <common.h>
> +#include <asm/fsl_law.h>
> +#include <asm/mmu.h>
> +
> +/*
> + * LAW(Local Access Window) configuration:
> + *
> + * 0x0000_0000 0x7fff_ffff DDR 2G
> + * 0xc000_0000 0xdfff_ffff RapidIO 512M
> + * 0xe000_0000 0xe000_ffff CCSR 1M
> + * 0xff00_0000 0xffff_ffff LBC FLASH (boot bank) 16M (as one 256M
> LAW)
These comments don't jive with what's below, eg you're using a 16M LAW
window for the LBC mapping.
> + *
> + * Notes:
> + * CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
> + * If flash is 8M at default position (last 8M), no LAW needed.
> + *
> + * LAW 0 is reserved for boot mapping
> + */
> +
> +struct law_entry law_table[] = {
> +#ifdef CONFIG_SYS_RIO_MEM_PHYS
> + SET_LAW(CONFIG_SYS_RIO_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_RIO),
> +#endif
> + SET_LAW(CONFIG_SYS_FLASH_BASE, LAW_SIZE_16M, LAW_TRGT_IF_LBC),
> +};
> +
> +int num_law_entries = ARRAY_SIZE(law_table);
> diff --git a/board/stxamc8548/stxamc8548.c b/board/stxamc8548/stxamc8548.c
> new file mode 100644
> index 0000000..a3d8dae
> --- /dev/null
> +++ b/board/stxamc8548/stxamc8548.c
> @@ -0,0 +1,260 @@
> +/*
> + * Copyright 2004, 2007 Freescale Semiconductor.
> + *
> + * (C) Copyright 2002 Scott McNutt <smcn...@artesyncp.com>
> + * (C) Copyright 2009 Alex Dubov <oa...@yahoo.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#include <common.h>
> +#include <asm/processor.h>
> +#include <asm/mmu.h>
> +#include <asm/immap_85xx.h>
> +#include <asm/fsl_ddr_sdram.h>
> +#include <spd_sdram.h>
> +#include <miiphy.h>
> +#include <libfdt.h>
> +#include <fdt_support.h>
> +
> +DECLARE_GLOBAL_DATA_PTR;
> +
> +void local_bus_init(void);
> +void sdram_init(void);
> +
> +char*
> +get_board_name(void)
> +{
> + return "STx AMC8548";
> +}
> +
> +unsigned long
> +get_clock_freq()
> +{
> + return 33000000;
> +}
> +
> +unsigned int
> +get_board_version(void)
> +{
> + return 0x10;
> +}
> +
> +int checkboard (void)
> +{
> + volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
> + volatile ccsr_local_ecm_t *ecm = (void *)(CONFIG_SYS_MPC85xx_ECM_ADDR);
> +
> + printf ("Board: %s Version 0x%02x\n",
> + get_board_name(), get_board_version ());
> +
> + /*
> + * Initialize local bus.
> + */
> + local_bus_init ();
> +
> + /*
> + * Hack TSEC 3 and 4 IO voltages.
> + */
> + gur->tsec34ioovcr = 0xe7e0; /* 1110 0111 1110 0xxx */
> +
> + ecm->eedr = 0xffffffff; /* clear ecm errors */
> + ecm->eeer = 0xffffffff; /* enable ecm errors */
You should use the proper IO access functions to access gur and ecm
fields above. There are more pointer accesses below that should also be
updated to use IO access functions. In general, pointer accesses should
not be used to access registers.
> + return 0;
> +}
> +
> +phys_size_t
> +initdram(int board_type)
> +{
> + long dram_size = 0;
> +
> + puts("Initializing\n");
> +
> +#if defined(CONFIG_DDR_DLL)
> + {
> + /*
> + * Work around to stabilize DDR DLL MSYNC_IN.
> + * Errata DDR9 seems to have been fixed.
> + * This is now the workaround for Errata DDR11:
> + * Override DLL = 1, Course Adj = 1, Tap Select = 0
> + */
> +
> + volatile ccsr_gur_t *gur = (void
> *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
> +
> + gur->ddrdllcr = 0x81000000;
> + asm("sync;isync;msync");
> + udelay(200);
> + }
> +#endif
> +
> + dram_size = fsl_ddr_sdram();
> + dram_size = setup_ddr_tlbs(dram_size / 0x100000);
> + dram_size *= 0x100000;
> +
> + /*
> + * SDRAM Initialization
> + */
> + sdram_init();
> +
> + puts(" DDR: ");
> + return dram_size;
> +}
> +
> +/*
> + * Initialize Local Bus
> + */
> +void
> +local_bus_init(void)
> +{
> + volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
> + volatile ccsr_lbc_t *lbc = (void *)(CONFIG_SYS_MPC85xx_LBC_ADDR);
> +
> + uint clkdiv;
> + uint lbc_hz;
> + sys_info_t sysinfo;
> +
> + get_sys_info(&sysinfo);
> + clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2;
> + lbc_hz = sysinfo.freqSystemBus / 1000000 / clkdiv;
> +
> + gur->lbiuiplldcr1 = 0x00078080;
> + if (clkdiv == 16) {
> + gur->lbiuiplldcr0 = 0x7c0f1bf0;
> + } else if (clkdiv == 8) {
> + gur->lbiuiplldcr0 = 0x6c0f1bf0;
> + } else if (clkdiv == 4) {
> + gur->lbiuiplldcr0 = 0x5c0f1bf0;
> + }
> +
> + lbc->lcrr |= 0x00030000;
> +
> + asm("sync;isync;msync");
> +
> + lbc->ltesr = 0xffffffff; /* Clear LBC error interrupts */
> + lbc->lteir = 0xffffffff; /* Enable LBC error interrupts */
> +}
> +
> +/*
> + * Initialize SDRAM memory on the Local Bus.
> + */
> +void
> +sdram_init(void)
> +{
> +#if defined(CONFIG_SYS_OR2_PRELIM) && defined(CONFIG_SYS_BR2_PRELIM)
> +
> + uint idx;
> + volatile ccsr_lbc_t *lbc = (void *)(CONFIG_SYS_MPC85xx_LBC_ADDR);
> + uint *sdram_addr = (uint *)CONFIG_SYS_LBC_SDRAM_BASE;
> + uint cpu_board_rev;
> + uint lsdmr_common;
> +
> + puts(" SDRAM: ");
> +
> + print_size (CONFIG_SYS_LBC_SDRAM_SIZE * 1024 * 1024, "\n");
> +
> + /*
> + * Setup SDRAM Base and Option Registers
> + */
> + lbc->or2 = CONFIG_SYS_OR2_PRELIM;
> + asm("msync");
> +
> + lbc->br2 = CONFIG_SYS_BR2_PRELIM;
> + asm("msync");
> +
> + lbc->lbcr = CONFIG_SYS_LBC_LBCR;
> + asm("msync");
> +
> +
> + lbc->lsrt = CONFIG_SYS_LBC_LSRT;
> + lbc->mrtpr = CONFIG_SYS_LBC_MRTPR;
> + asm("msync");
> +
> + /*
> + * MPC8548 uses "new" 15-16 style addressing.
> + */
> + cpu_board_rev = get_cpu_board_revision();
> + lsdmr_common = CONFIG_SYS_LBC_LSDMR_COMMON;
> + lsdmr_common |= LSDMR_BSMA1516;
> +
> + /*
> + * Issue PRECHARGE ALL command.
> + */
> + lbc->lsdmr = lsdmr_common | LSDMR_OP_PCHALL;
> + asm("sync;msync");
> + *sdram_addr = 0xff;
> + ppcDcbf((unsigned long) sdram_addr);
> + udelay(100);
> +
> + /*
> + * Issue 8 AUTO REFRESH commands.
> + */
> + for (idx = 0; idx < 8; idx++) {
> + lbc->lsdmr = lsdmr_common | LSDMR_OP_ARFRSH;
> + asm("sync;msync");
> + *sdram_addr = 0xff;
> + ppcDcbf((unsigned long) sdram_addr);
> + udelay(100);
> + }
> +
> + /*
> + * Issue 8 MODE-set command.
> + */
> + lbc->lsdmr = lsdmr_common | LSDMR_OP_MRW;
> + asm("sync;msync");
> + *sdram_addr = 0xff;
> + ppcDcbf((unsigned long) sdram_addr);
> + udelay(100);
> +
> + /*
> + * Issue NORMAL OP command.
> + */
> + lbc->lsdmr = lsdmr_common | LSDMR_OP_NORMAL;
> + asm("sync;msync");
> + *sdram_addr = 0xff;
> + ppcDcbf((unsigned long) sdram_addr);
> + udelay(200); /* Overkill. Must wait > 200 bus cycles */
> +
> +#endif /* enable SDRAM init */
> +}
> +
> +void
> +pci_init_board(void)
> +{
> + volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
> +
> + gur->devdisr |= MPC85xx_DEVDISR_PCI1; /* disable */
> +
> +
> + gur->devdisr |= MPC85xx_DEVDISR_PCI2; /* disable */
> +
> +
> + gur->devdisr |= MPC85xx_DEVDISR_PCIE; /* disable */
You shouldn't need 2 spaces between lines above.
> +
> +}
> +
> +
> +#if defined(CONFIG_OF_BOARD_SETUP)
> +
> +void
> +ft_board_setup(void *blob, bd_t *bd)
> +{
> + ft_cpu_setup(blob, bd);
> +}
> +
> +#endif
> diff --git a/board/stxamc8548/tlb.c b/board/stxamc8548/tlb.c
> new file mode 100644
> index 0000000..45ccc34
> --- /dev/null
> +++ b/board/stxamc8548/tlb.c
> @@ -0,0 +1,91 @@
> +/*
> + * Copyright 2008 Freescale Semiconductor, Inc.
> + *
> + * (C) Copyright 2000
> + * Wolfgang Denk, DENX Software Engineering, w...@denx.de.
> + *
> + * Copyright 2009 Alex Dubov <oa...@yahoo.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#include <common.h>
> +#include <asm/mmu.h>
> +
> +struct fsl_e_tlb_entry tlb_table[] = {
> + /* TLB 0 - for temp stack in cache */
> + SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR, CONFIG_SYS_INIT_RAM_ADDR,
> + MAS3_SX|MAS3_SW|MAS3_SR, 0,
> + 0, 0, BOOKE_PAGESZ_4K, 0),
> + SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024 ,
> CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024,
> + MAS3_SX|MAS3_SW|MAS3_SR, 0,
> + 0, 0, BOOKE_PAGESZ_4K, 0),
> + SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024 ,
> CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024,
> + MAS3_SX|MAS3_SW|MAS3_SR, 0,
> + 0, 0, BOOKE_PAGESZ_4K, 0),
> + SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024 ,
> CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024,
> + MAS3_SX|MAS3_SW|MAS3_SR, 0,
> + 0, 0, BOOKE_PAGESZ_4K, 0),
> +
> + /*
> + * TLB 0: 16M Non-cacheable, guarded
> + * 0xff000000 16M FLASH
> + * Out of reset this entry is only 4K.
> + */
> + SET_TLB_ENTRY(1, CONFIG_SYS_BOOT_BLOCK, CONFIG_SYS_BOOT_BLOCK,
> + MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
> + 0, 0, BOOKE_PAGESZ_16M, 1),
> +
> +#ifdef CONFIG_SYS_RIO_MEM_PHYS
> + /*
> + * TLB 1: 256M Non-cacheable, guarded
> + */
> + SET_TLB_ENTRY(1, CONFIG_SYS_RIO_MEM_VIRT, CONFIG_SYS_RIO_MEM_PHYS,
> + MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
> + 0, 1, BOOKE_PAGESZ_256M, 1),
> +
> + /*
> + * TLB 2: 256M Non-cacheable, guarded
> + */
> + SET_TLB_ENTRY(1, CONFIG_SYS_RIO_MEM_VIRT + 0x10000000,
> CONFIG_SYS_RIO_MEM_PHYS + 0x10000000,
> + MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
> + 0, 2, BOOKE_PAGESZ_256M, 1),
> +#endif
> + /*
> + * TLB 3: 64M Non-cacheable, guarded
> + * 0xe000_0000 1M CCSRBAR
> + * 0xe200_0000 1M PCI1 IO
> + * 0xe210_0000 1M PCI2 IO
> + * 0xe300_0000 1M PCIe IO
> + */
> + SET_TLB_ENTRY(1, CONFIG_SYS_CCSRBAR, CONFIG_SYS_CCSRBAR_PHYS,
> + MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
> + 0, 3, BOOKE_PAGESZ_64M, 1),
> +
> + /*
> + * TLB 4: 16M Cacheable, non-guarded
> + * 0xff000000 16M FLASH
> + * Out of reset this entry is only 4K.
> + */
> + SET_TLB_ENTRY(1, CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE,
> + MAS3_SX|MAS3_SW|MAS3_SR, 0,
> + 0, 4, BOOKE_PAGESZ_16M, 1),
> +};
> +
> +int num_tlb_entries = ARRAY_SIZE(tlb_table);
> diff --git a/board/stxamc8548/u-boot.lds b/board/stxamc8548/u-boot.lds
> new file mode 100644
> index 0000000..57c4e51
> --- /dev/null
> +++ b/board/stxamc8548/u-boot.lds
> @@ -0,0 +1,143 @@
> +/*
> + * Copyright 2004, 2007-2008 Freescale Semiconductor, Inc.
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +OUTPUT_ARCH(powerpc)
> +/* Do we need any of these for elf?
> + __DYNAMIC = 0; */
> +PHDRS
> +{
> + text PT_LOAD;
> + bss PT_LOAD;
> +}
> +
> +SECTIONS
> +{
> + /* Read-only sections, merged into text segment: */
> + . = + SIZEOF_HEADERS;
> + .interp : { *(.interp) }
> + .hash : { *(.hash) }
> + .dynsym : { *(.dynsym) }
> + .dynstr : { *(.dynstr) }
> + .rel.text : { *(.rel.text) }
> + .rela.text : { *(.rela.text) }
> + .rel.data : { *(.rel.data) }
> + .rela.data : { *(.rela.data) }
> + .rel.rodata : { *(.rel.rodata) }
> + .rela.rodata : { *(.rela.rodata) }
> + .rel.got : { *(.rel.got) }
> + .rela.got : { *(.rela.got) }
> + .rel.ctors : { *(.rel.ctors) }
> + .rela.ctors : { *(.rela.ctors) }
> + .rel.dtors : { *(.rel.dtors) }
> + .rela.dtors : { *(.rela.dtors) }
> + .rel.bss : { *(.rel.bss) }
> + .rela.bss : { *(.rela.bss) }
> + .rel.plt : { *(.rel.plt) }
> + .rela.plt : { *(.rela.plt) }
> + .init : { *(.init) }
> + .plt : { *(.plt) }
> + .text :
> + {
> + *(.text)
> + *(.fixup)
> + *(.got1)
> + } :text
> + _etext = .;
> + PROVIDE (etext = .);
> + .rodata :
> + {
> + *(.eh_frame)
> + *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
> + } :text
> + .fini : { *(.fini) } =0
> + .ctors : { *(.ctors) }
> + .dtors : { *(.dtors) }
> +
> + /* Read-write section, merged into data segment: */
> + . = (. + 0x00FF) & 0xFFFFFF00;
> + _erotext = .;
> + PROVIDE (erotext = .);
> + .reloc :
> + {
> + *(.got)
> + _GOT2_TABLE_ = .;
> + *(.got2)
> + _FIXUP_TABLE_ = .;
> + *(.fixup)
> + }
> + __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >> 2;
> + __fixup_entries = (. - _FIXUP_TABLE_) >> 2;
> +
> + .data :
> + {
> + *(.data)
> + *(.data1)
> + *(.sdata)
> + *(.sdata2)
> + *(.dynamic)
> + CONSTRUCTORS
> + }
> + _edata = .;
> + PROVIDE (edata = .);
> +
> + . = .;
> + __u_boot_cmd_start = .;
> + .u_boot_cmd : { *(.u_boot_cmd) }
> + __u_boot_cmd_end = .;
> +
> + . = .;
> + __start___ex_table = .;
> + __ex_table : { *(__ex_table) }
> + __stop___ex_table = .;
> +
> + . = ALIGN(256);
> + __init_begin = .;
> + .text.init : { *(.text.init) }
> + .data.init : { *(.data.init) }
> + . = ALIGN(256);
> + __init_end = .;
> +
> + .bootpg ADDR(.text) + 0x3f000 :
> + {
> + cpu/mpc85xx/start.o (.bootpg)
> + } :text = 0xffff
> +
> + .resetvec ADDR(.text) + 0x3fffc :
> + {
> + *(.resetvec)
> + } :text = 0xffff
> +
> + . = ADDR(.text) + 0x40000;
> +
> + __bss_start = .;
> + .bss (NOLOAD) :
> + {
> + *(.sbss) *(.scommon)
> + *(.dynbss)
> + *(.bss)
> + *(COMMON)
> + } :bss
> +
> + . = ALIGN(4);
> + _end = . ;
> + PROVIDE (end = .);
> +}
> diff --git a/include/configs/stxamc8548.h b/include/configs/stxamc8548.h
> new file mode 100644
> index 0000000..2bd4c74
> --- /dev/null
> +++ b/include/configs/stxamc8548.h
> @@ -0,0 +1,396 @@
> +/*
> + * Copyright 2009 Alex Dubov <oa...@yahoo.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +/*
> + * STx amc8548 board configuration file
> + *
> + */
> +#ifndef __CONFIG_H
> +#define __CONFIG_H
> +
> +/* High Level Configuration Options */
> +#define CONFIG_BOOKE 1 /* BOOKE */
> +#define CONFIG_E500 1 /* BOOKE e500 family */
> +#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48 */
> +#define CONFIG_MPC8548 1 /* MPC8548 specific */
> +#define CONFIG_STXAMC8548 1 /* STXAMC8548 board specific */
> +
> +#define CONFIG_RIO
> +
> +#define CONFIG_TSEC_ENET /* tsec ethernet support */
> +#define CONFIG_ENV_OVERWRITE
> +#define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
> +#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
> +
> +/*
> + * When initializing flash, if we cannot find the manufacturer ID,
> + * assume this is the AMD flash.
> + */
> +#define CONFIG_ASSUME_AMD_FLASH
> +
> +#ifndef __ASSEMBLY__
> +extern unsigned long get_clock_freq(void);
> +#endif
> +#define CONFIG_SYS_CLK_FREQ get_clock_freq() /* sysclk for MPC85xx */
> +
> +/*
> + * These can be toggled for performance analysis, otherwise use default.
> + */
> +#define CONFIG_L2_CACHE /* toggle L2 cache */
> +#define CONFIG_BTB /* toggle branch predition */
> +#define CONFIG_CLEAR_LAW0 /* Clear LAW0 in cpu_init_r */
I don't think CONFIG_CLEAR_LAW0 is used anymore and it should be
removed.
> +
> +/*
> + * Only possible on E500 Version 2 or newer cores.
> + */
> +#define CONFIG_ENABLE_36BIT_PHYS 1
> +
> +#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
> +#define CONFIG_SYS_MEMTEST_END 0x00400000
> +
> +/*
> + * Base addresses -- Note these are effective addresses where the
> + * actual resources get mapped (not physical addresses)
> + */
> +#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */
> +#define CONFIG_SYS_CCSRBAR 0xe0000000 /* relocated CCSRBAR */
> +#define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR /* physical
> addr of CCSRBAR */
> +#define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses
> CONFIG_SYS_IMMR */
> +
> +#define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR+0x8000)
> +#define CONFIG_SYS_PCI2_ADDR (CONFIG_SYS_CCSRBAR+0x9000)
> +#define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_CCSRBAR+0xa000)
> +
> +/* DDR Setup */
> +#define CONFIG_FSL_DDR2
> +#undef CONFIG_FSL_DDR_INTERACTIVE
> +#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
> +#define CONFIG_DDR_SPD
> +#define CONFIG_DDR_DLL /* possible DLL fix needed */
> +
> +#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
> +#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
> +
> +#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system
> memory*/
A space should be added to "memory*/". A few more similar spacing
issues are in this file.
> +#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
> +
> +#define CONFIG_NUM_DDR_CONTROLLERS 1
> +#define CONFIG_DIMM_SLOTS_PER_CTLR 1
> +#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
> +
> +/* I2C addresses of SPD EEPROMs */
> +#define SPD_EEPROM_ADDRESS 0x50 /* CTLR 0 DIMM 0 */
> +
> +/* Make sure required options are set */
> +#ifndef CONFIG_SPD_EEPROM
> +#error ("CONFIG_SPD_EEPROM is required")
> +#endif
> +
> +#undef CONFIG_CLOCKS_IN_MHZ
> +
> +/*
> + * Local Bus Definitions
> + */
> +
> +/*
> + * FLASH on the Local Bus
> + * One banks, 16M, using the CFI driver.
> + */
> +
> +#define CONFIG_SYS_BOOT_BLOCK 0xff000000 /* boot TLB
> block */
> +#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_BOOT_BLOCK /*
> start of FLASH 16M */
> +
> +#define CONFIG_SYS_BR0_PRELIM 0xff001801
> +#define CONFIG_SYS_BR1_PRELIM 0xf0001001
> +
> +#define CONFIG_SYS_OR0_PRELIM 0xff006e65
> +#define CONFIG_SYS_OR1_PRELIM 0xff006e65
Looks like some the leading tabs should be changed to spaces.
> +
> +#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
> +#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
> +#define CONFIG_SYS_MAX_FLASH_SECT 135 /* sectors per device */
> +#undef CONFIG_SYS_FLASH_CHECKSUM
> +#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
> +#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
> +
> +#define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */
> +
> +#define CONFIG_FLASH_CFI_DRIVER
> +#define CONFIG_SYS_FLASH_CFI
> +#define CONFIG_SYS_FLASH_EMPTY_INFO
> +
> +
> +/*
> + * SDRAM on the Local Bus
> + */
> +#define CONFIG_SYS_LBC_CACHE_BASE 0xf0000000 /* Localbus cacheable */
> +#define CONFIG_SYS_LBC_CACHE_SIZE 64
> +#define CONFIG_SYS_LBC_NONCACHE_BASE 0xf8000000 /* Localbus
> non-cacheable */
> +#define CONFIG_SYS_LBC_NONCACHE_SIZE 64
> +
> +#define CONFIG_SYS_INIT_RAM_LOCK 1
> +#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address
> */
> +#define CONFIG_SYS_INIT_RAM_END 0x4000 /* End of used
> area in RAM */
> +
> +#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000 /* relocate
> boot L2SRAM */
> +
> +#define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial
> data */
> +#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END -
> CONFIG_SYS_GBL_DATA_SIZE)
> +#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
> +
> +#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB
> for Mon */
> +#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for
> malloc */
> +
> +/* Serial Port */
> +#define CONFIG_CONS_INDEX 2
> +#undef CONFIG_SERIAL_SOFTWARE_FIFO
> +#define CONFIG_SYS_NS16550
> +#define CONFIG_SYS_NS16550_SERIAL
> +#define CONFIG_SYS_NS16550_REG_SIZE 1
> +#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
> +
> +#define CONFIG_SYS_BAUDRATE_TABLE \
> + {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
> +
> +#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
> +#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
> +
> +/* Use the HUSH parser */
> +#define CONFIG_SYS_HUSH_PARSER
> +#ifdef CONFIG_SYS_HUSH_PARSER
> +#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
> +#endif
> +
> +/* pass open firmware flat tree */
> +#define CONFIG_OF_LIBFDT 1
> +#define CONFIG_OF_BOARD_SETUP 1
> +#define CONFIG_OF_STDOUT_VIA_ALIAS 1
> +
> +#define CONFIG_SYS_64BIT_VSPRINTF 1
> +#define CONFIG_SYS_64BIT_STRTOUL 1
> +
> +/*
> + * I2C
> + */
> +#define CONFIG_FSL_I2C /* Use FSL common I2C driver */
> +#define CONFIG_HARD_I2C /* I2C with hardware support*/
> +#undef CONFIG_SOFT_I2C /* I2C bit-banged */
> +#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address
> */
> +#define CONFIG_SYS_I2C_SLAVE 0x7F
> +#define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
> +#define CONFIG_SYS_I2C_OFFSET 0x3000
> +
> +#ifdef CONFIG_RIO
> +/*
> + * RapidIO MMU
> + */
> +#define CONFIG_SYS_RIO_MEM_VIRT 0xC0000000
> +#define CONFIG_SYS_RIO_MEM_BUS 0xC0000000
> +#define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 512M */
> +#endif
> +
> +#ifdef CONFIG_LEGACY
> +#define BRIDGE_ID 17
> +#define VIA_ID 2
> +#else
> +#define BRIDGE_ID 28
> +#define VIA_ID 4
> +#endif
Do you need this CONFIG_LEGACY stuff?
> +
> +#if defined(CONFIG_TSEC_ENET)
> +
> +#ifndef CONFIG_NET_MULTI
> +#define CONFIG_NET_MULTI 1
> +#endif
> +
> +#define CONFIG_MII 1 /* MII PHY management */
> +#define CONFIG_TSEC1 1
> +#define CONFIG_TSEC1_NAME "eTSEC0"
> +#define CONFIG_TSEC2 1
> +#define CONFIG_TSEC2_NAME "eTSEC1"
> +#define CONFIG_TSEC3 1
> +#define CONFIG_TSEC3_NAME "eTSEC2"
> +#define CONFIG_TSEC4 1
> +#define CONFIG_TSEC4_NAME "eTSEC3"
> +#undef CONFIG_MPC85XX_FEC
> +
> +#define TSEC1_PHY_ADDR 0x10
> +#define TSEC2_PHY_ADDR 0x11
> +#define TSEC3_PHY_ADDR 0x12
> +#define TSEC4_PHY_ADDR 0x1f
> +
> +#define TSEC1_PHYIDX 0
> +#define TSEC2_PHYIDX 0
> +#define TSEC3_PHYIDX 0
> +#define TSEC4_PHYIDX 0
> +
> +#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
> +#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
> +#define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
> +#define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
> +
> +/* Options are: eTSEC[0-3] */
> +#define CONFIG_ETHPRIME "eTSEC0"
> +#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex
> detection */
> +#endif /* CONFIG_TSEC_ENET */
> +
> +/*
> + * Environment
> + */
> +#define CONFIG_ENV_IS_IN_FLASH 1
> +#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x38000)
> +#define CONFIG_ENV_SECT_SIZE 0x4000 /* 16K(one sector) for env */
> +#define CONFIG_ENV_SIZE 0x2000
> +
> +#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
> +#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
> +
> +/*
> + * BOOTP options
> + */
> +#define CONFIG_BOOTP_BOOTFILESIZE
> +#define CONFIG_BOOTP_BOOTPATH
> +#define CONFIG_BOOTP_GATEWAY
> +#define CONFIG_BOOTP_HOSTNAME
> +
> +
> +/*
> + * Command line configuration.
> + */
> +#include <config_cmd_default.h>
> +
> +#define CONFIG_CMD_PING
> +#define CONFIG_CMD_I2C
> +#define CONFIG_CMD_MII
> +#define CONFIG_CMD_ELF
> +#define CONFIG_CMD_IRQ
> +#define CONFIG_CMD_SETEXPR
> +
> +#undef CONFIG_WATCHDOG /* watchdog disabled */
> +
> +/*
> + * Miscellaneous configurable options
> + */
> +#define CONFIG_SYS_LONGHELP /* undef to save memory */
> +#define CONFIG_CMDLINE_EDITING /* Command-line editing */
> +#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
> +#define CONFIG_SYS_PROMPT "STxAMC8548=> " /* Monitor Command Prompt */
> +#if defined(CONFIG_CMD_KGDB)
> +#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
> +#else
> +#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
> +#endif
> +#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
> /* Print Buffer Size */
> +#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
> +#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer
> Size */
> +#define CONFIG_SYS_HZ 1000 /* decrementer freq:
> 1ms ticks */
> +
> +/*
> + * For booting Linux, the board info and command line data
> + * have to be in the first 8 MB of memory, since this is
> + * the maximum mapped by the Linux kernel during initialization.
> + */
> +#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for
> Linux*/
> +
> +/*
> + * Internal Definitions
> + *
> + * Boot Flags
> + */
> +#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from
> FLASH */
> +#define BOOTFLAG_WARM 0x02 /* Software reboot */
> +
> +#if defined(CONFIG_CMD_KGDB)
> +#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
> +#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
> +#endif
> +
> +/*
> + * Environment Configuration
> + */
> +
> +/* The mac addresses for all ethernet interface */
> +#if defined(CONFIG_TSEC_ENET)
> +#define CONFIG_HAS_ETH0
> +#define CONFIG_ETHADDR 02:E0:0C:BA:D0:33
> +#define CONFIG_HAS_ETH1
> +#define CONFIG_ETH1ADDR 02:E0:0C:BA:D1:33
> +#define CONFIG_HAS_ETH2
> +#define CONFIG_ETH2ADDR 02:E0:0C:BA:D2:33
> +#define CONFIG_HAS_ETH3
> +#define CONFIG_ETH3ADDR 02:E0:0C:BA:D3:33
> +#endif
> +
> +#define CONFIG_IPADDR 192.168.1.201
You shouldn't be hardcoding MAC addresses or IP addresses here. They
should be set in a different manner, for example during a manufacturing
test.
> +
> +#define CONFIG_HOSTNAME yempatur
> +#define CONFIG_ROOTPATH /tftproot
> +#define CONFIG_BOOTFILE stxamc8548/uImage.uboot
> +#define CONFIG_UBOOTPATH stxamc8548/u-boot.bin /* TFTP server */
> +
> +#define CONFIG_SERVERIP 192.168.1.14
> +#define CONFIG_GATEWAYIP 192.168.1.254
> +#define CONFIG_NETMASK 255.255.255.0
> +
> +#define CONFIG_LOADADDR 1000000 /*default location for tftp and
> bootm*/
> +
> +#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
> +#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
> +
> +#define CONFIG_BAUDRATE 115200
> +
> +#define CONFIG_EXTRA_ENV_SETTINGS \
> + "netdev=eth0\0" \
> + "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \
> + "tftpflash=tftpboot $loadaddr $uboot; " \
> + "protect off " MK_STR(TEXT_BASE) " +$filesize; " \
> + "erase " MK_STR(TEXT_BASE) " +$filesize; " \
> + "cp.b $loadaddr " MK_STR(TEXT_BASE) " $filesize; " \
> + "protect on " MK_STR(TEXT_BASE) " +$filesize; " \
> + "cmp.b $loadaddr " MK_STR(TEXT_BASE) " $filesize\0" \
> + "consoledev=ttyS1\0" \
> + "ramdiskaddr=2000000\0" \
> + "ramdiskfile=ramdisk.uboot\0" \
> + "fdtaddr=c00000\0" \
> + "fdtfile=stxamc8548.dtb\0"
> +
> +#define CONFIG_NFSBOOTCOMMAND
> \
> + "setenv bootargs root=/dev/nfs rw "
> \
> + "nfsroot=$serverip:$rootpath " \
> + "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
> + "console=$consoledev,$baudrate $othbootargs;" \
> + "tftp $loadaddr $bootfile;"
> \
> + "tftp $fdtaddr $fdtfile;" \
> + "bootm $loadaddr - $fdtaddr"
> +
> +
> +#define CONFIG_RAMBOOTCOMMAND \
> + "setenv bootargs root=/dev/ram rw "
> \
> + "console=$consoledev,$baudrate $othbootargs;" \
> + "tftp $ramdiskaddr $ramdiskfile;" \
> + "tftp $loadaddr $bootfile;"
> \
> + "tftp $fdtaddr $fdtfile;" \
> + "bootm $loadaddr $ramdiskaddr $fdtaddr"
> +
> +#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
> +
> +#endif /* __CONFIG_H */
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
