On Sun, Aug 14, 2016 at 09:33:01PM -0700, Stefan Agner wrote: > From: Stefan Agner <[email protected]> > > The page table is maintained by the CPU, hence it is safe to always > align cache flush to a whole cache line size. This allows to use > mmu_page_table_flush for a single page table, e.g. when configure > only small regions through mmu_set_region_dcache_behaviour. > > Signed-off-by: Stefan Agner <[email protected]> > Tested-by: Fabio Estevam <[email protected]> > Reviewed-by: Simon Glass <[email protected]> > Reviewed-by: Heiko Schocher <[email protected]>
Applied to u-boot/master, thanks! -- Tom
signature.asc
Description: Digital signature
_______________________________________________ U-Boot mailing list [email protected] http://lists.denx.de/mailman/listinfo/u-boot
