On Tue, Feb 12, 2019 at 05:57:07PM +0100, Michael Trimarchi wrote: > Change the size create a glitch in the clke signal on second > bank.
Which glitch? > The glitch can generate problem in memory initialiazation Which problem? on which board? How do we reproduce it? Maxime -- Maxime Ripard, Bootlin Embedded Linux and Kernel engineering https://bootlin.com
signature.asc
Description: PGP signature
_______________________________________________ U-Boot mailing list [email protected] https://lists.denx.de/listinfo/u-boot
