Since we assume pll5 is the default lcdif clock source let's move
assigned-clocks(-parents) properties to .dtsi file.

Signed-off-by: Giulio Benetti <giulio.bene...@benettiengineering.com>
---
 arch/arm/dts/imxrt1050-evk.dts | 3 ---
 arch/arm/dts/imxrt1050.dtsi    | 2 ++
 2 files changed, 2 insertions(+), 3 deletions(-)

diff --git a/arch/arm/dts/imxrt1050-evk.dts b/arch/arm/dts/imxrt1050-evk.dts
index 2052d4eb4e..dc66fc9c37 100644
--- a/arch/arm/dts/imxrt1050-evk.dts
+++ b/arch/arm/dts/imxrt1050-evk.dts
@@ -238,9 +238,6 @@
        display = <&display0>;
        status = "okay";
 
-       assigned-clocks = <&clks IMXRT1050_CLK_LCDIF_SEL>;
-       assigned-clock-parents = <&clks IMXRT1050_CLK_PLL5_VIDEO>;
-
        display0: display0 {
                bits-per-pixel = <16>;
                bus-width = <16>;
diff --git a/arch/arm/dts/imxrt1050.dtsi b/arch/arm/dts/imxrt1050.dtsi
index 6f9da3fe8a..eb5e09e971 100644
--- a/arch/arm/dts/imxrt1050.dtsi
+++ b/arch/arm/dts/imxrt1050.dtsi
@@ -152,6 +152,8 @@
                        interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
                        clocks = <&clks IMXRT1050_CLK_LCDIF>;
                        clock-names = "per";
+                       assigned-clocks = <&clks IMXRT1050_CLK_LCDIF_SEL>;
+                       assigned-clock-parents = <&clks 
IMXRT1050_CLK_PLL5_VIDEO>;
                        status = "disabled";
                };
 
-- 
2.25.1

Reply via email to