On Fri, Jan 05, 2024 at 01:54:34AM +0000, Lau, Wan Yee wrote: > > > > -----Original Message----- > > From: Tom Rini <[email protected]> > > Sent: Thursday, December 21, 2023 10:26 PM > > To: Lau, Wan Yee <[email protected]> > > Cc: Marek Vasut <[email protected]>; Chee, Tien Fong > > <[email protected]>; [email protected]; Hea, Kok Kiang > > <[email protected]>; Maniyam, Dinesh <[email protected]>; > > Ng, Boon Khai <[email protected]>; Yuslaimi, Alif Zakuan > > <[email protected]>; Chong, Teik Heng > > <[email protected]>; Zamri, Muhammad Hazim Izzat > > <[email protected]>; Lim, Jit Loon > > <[email protected]>; Tang, Sieu Mun <[email protected]> > > Subject: Re: [PATCH v1 1/1] drivers: misc: Add socfpga_dtreg driver for > > Intel > > SoCFPGA > > > > On Thu, Dec 21, 2023 at 01:59:02AM +0000, Lau, Wan Yee wrote: > > > > > > > > > > -----Original Message----- > > > > From: Marek Vasut <[email protected]> > > > > Sent: Thursday, December 21, 2023 12:11 AM > > > > To: Lau, Wan Yee <[email protected]>; Chee, Tien Fong > > > > <[email protected]>; [email protected] > > > > Cc: Simon Glass <[email protected]>; Kever Yang > > > > <[email protected]>; Bin Meng <[email protected]>; Jonas > > > > Karlman <[email protected]>; Jean- Marie Lemetayer > > > > <[email protected]>; Peng Fan <[email protected]>; Vladimir > > > > Zapolskiy <[email protected]>; Konrad Dybcio > > > > <[email protected]>; Simon Goldschmidt > > > > <[email protected]>; Hea, Kok Kiang > > > > <[email protected]>; Maniyam, Dinesh > > > > <[email protected]>; Ng, Boon Khai <[email protected]>; > > > > Yuslaimi, Alif Zakuan <[email protected]>; Chong, Teik > > > > Heng <[email protected]>; Zamri, Muhammad Hazim Izzat > > > > <[email protected]>; Lim, Jit Loon > > > > <[email protected]>; Tang, Sieu Mun <[email protected]>; > > > > Tom Rini <[email protected]> > > > > Subject: Re: [PATCH v1 1/1] drivers: misc: Add socfpga_dtreg driver > > > > for Intel SoCFPGA > > > > > > > > On 12/20/23 04:09, Lau, Wan Yee wrote: > > > > > > > > Hi, > > > > > > > > can you trim the CC list to relevant people ? > > > > > > > > [...] > > > > > > > > >>>> +++ b/drivers/misc/socfpga_dtreg.c > > > > >>>> @@ -0,0 +1,117 @@ > > > > >>>> +// SPDX-License-Identifier: GPL-2.0 > > > > >>>> +/* > > > > >>>> + * Copyright (C) 2023 Intel Corporation <www.intel.com> */ > > > > >>>> + > > > > >>>> +#include <asm/io.h> > > > > >>>> +#include <common.h> > > > > >>>> +#include <dm.h> > > > > >>>> +#include <errno.h> > > > > >>> > > > > >>> Please move <asm/io.h> above to here > > > > >>> > > > > >>>> +#include <linux/sizes.h> > > > > >> > > > > >> A good starting point would be to have socfpga 64bit maintainer , > > > > >> without that , these patches are only being archived . > > > > > > > > > > Hi, > > > > > > > > > > Is only one socfpga 64bit maintainer needed or the whole socfpga > > > > > 64bit > > > > maintainer need to be included for this driver? > > > > > > > > U-Boot currently does not have any SoCFPGA 64bit maintainer, that > > > > needs to be fixed . > > > > > > Can you share the steps on how to get this fixed? Is there a guide on > > > how to add/process new maintainers? > > > > Well, the first step is to identify someone with familiarity with SoCFPGA > > and U- > > Boot and time to spend in the community. > > > > -- > > Tom > > Thanks. What is the next step after identifying the person that fits the > requirement? > How do I proceed with adding the new maintainers.
Having them talk with me, off list. -- Tom
signature.asc
Description: PGP signature
