On Fri, Jan 10, 2025 at 04:53:08PM +0800, Yu-Chien Peter Lin wrote:
> [EXTERNAL MAIL]
> 
> Some RISC-V platforms do not define the d-cache line size
> through SYS_CACHE_SHIFT_n. Set a default value of 64 bytes
> for such cases.
> 
> Signed-off-by: Yu-Chien Peter Lin <[email protected]>
> ---
> This patch resolves compilation errors that occurs when
> the TEE driver is enabled:
> 
>   drivers/tee/tee-uclass.c:247:41: error: 'CONFIG_SYS_CACHELINE_SIZE' 
> undeclared (first use in this function); did you mean 'CONFIG_SYS_CBSIZE'?
>     247 |                                         CONFIG_SYS_CACHELINE_SIZE);
>         |                                         ^~~~~~~~~~~~~~~~~~~~~~~~~
>   drivers/tee/optee/core.c: In function 'flush_shm_dcache':
>   drivers/tee/optee/core.c:505:50: error: 'CONFIG_SYS_CACHELINE_SIZE' 
> undeclared (first use in this function); did you mean 'CONFIG_SYS_CBSIZE'?
>     505 |         flush_dcache_range(rounddown((ulong)arg, 
> CONFIG_SYS_CACHELINE_SIZE),
>         |                                                  
> ^~~~~~~~~~~~~~~~~~~~~~~~~
> ---
>  arch/Kconfig | 3 ++-
>  1 file changed, 2 insertions(+), 1 deletion(-)

Reviewed-by: Leo Yu-Chi Liang <[email protected]>

Reply via email to