On 27/06/25 06:40, Tom Rini wrote:
On Mon, 16 Jun 2025 22: 19: 27 +0530, Hrushikesh Salunke wrote: > This
series adds support for the Endpoint mode on Cadence PCIe controller >
on TI's K3 family of SoCs. The driver is an adaptation of the Linux >
driver (drivers/pci/controller/cadence/pci-j721e. c)
ZjQcmQRYFpfptBannerStart
This message was sent from outside of Texas Instruments.
Do not click links or open attachments unless you recognize the source
of this email and know the content is safe.
Report Suspicious
<https://us-phishalarm-ewt.proofpoint.com/EWT/v1/G3vK!u3dqPfcvd0wb6sZFHdNgHD_5IYxHC6X6-ZdM_RF6PaZkyeEkWwferth2j24zfrLAu8SOfQrJ0Qwh3AuoqVc-unAZfLSYds3hJogsvDXuFgzmH2lV$>
ZjQcmQRYFpfptBannerEnd
On Mon, 16 Jun 2025 22:19:27 +0530, Hrushikesh Salunke wrote:
This series adds support for the Endpoint mode on Cadence PCIe controller
on TI's K3 family of SoCs. The driver is an adaptation of the Linux
driver (drivers/pci/controller/cadence/pci-j721e.c) and has been
implemented specifically for Endpoint mode of operation on AM64X. A minor
set of changes will be sufficient to support other K3 SoCs as well.
This patch is tested on AM64X EVM. Following are the log corresponding
to this feature.
[...]
Applied to u-boot/next, thanks!
The driver includes header file "pcie-cadence.h" as
#include <pcie-cadence.h>
But this header file is not in standard inclusion path
so this needs to be changed to following to avoid build
issues especially on older compilers (GCC 11.x)
#include "pcie-cadence.h"
I have posted the patch for this fix.
https://patchwork.ozlabs.org/project/uboot/patch/20250627055546.3706770-1-h-salu...@ti.com/
[1/2] pci_endpoint: Add TI K3 Cadence PCIe Endpoint Controller driver
commit: a4a0edc6046dd5b9ebe24ad72dfcdb43b36f0bd6
[2/2] configs: am64x_evm_a53_defconfig: Enable configs for PCI Endpoint mode
commit: 7d70986071ea32b2d496ecfc4f9621e454dc1b75
--
Tom
