Add the U-Boot DTS overlay for the Lemans EVK board.
Mark the required nodes with bootph-all to make them available in
the SPL device tree. This covers the UFS host controller and PHY,
GCC and RPMH clock controllers, Apps RSC, UART10 console, and the
TLMM GPIO controller. A static memory layout is defined temporarily
until the changes to get memory information from SMEM ([1]) gets merged.

[1] 
https://lore.kernel.org/u-boot/[email protected]/

Signed-off-by: Balaji Selvanathan <[email protected]>
---
 arch/arm/dts/lemans-evk-u-boot.dtsi | 63 +++++++++++++++++++++++++++++++++++++
 1 file changed, 63 insertions(+)

diff --git a/arch/arm/dts/lemans-evk-u-boot.dtsi 
b/arch/arm/dts/lemans-evk-u-boot.dtsi
new file mode 100644
index 00000000000..12fe2171f10
--- /dev/null
+++ b/arch/arm/dts/lemans-evk-u-boot.dtsi
@@ -0,0 +1,63 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+ */
+
+/ {
+       /* Will be removed when bootloader updates later */
+       memory@80000000 {
+               device_type = "memory";
+               bootph-all;  /* Include memory node in SPL DTB */
+               reg = <0x0 0x80000000 0x0 0x3ee00000>,
+                     <0x0 0xc0000000 0x0 0x04d00000>,
+                     <0xd 0x00000000 0x2 0x54100000>,
+                     <0xa 0x80000000 0x1 0x52d00000>,
+                     <0x9 0x00000000 0x1 0x80000000>,
+                     <0x1 0x00000000 0x2 0xf7500000>,
+                     <0x0 0xd0000000 0x0 0x00100000>,
+                     <0x0 0xd3500000 0x0 0x07c00000>,
+                     <0x0 0xdb300000 0x0 0x24d00000>;
+       };
+
+       clocks {
+               /* Fixed clocks needed by GCC */
+               xo_board_clk {
+                       bootph-all;
+               };
+
+               sleep_clk {
+                       bootph-all;
+               };
+       };
+};
+
+&ufs_mem_hc {
+       bootph-all; /* Enable UFS for SPL */
+};
+
+&ufs_mem_phy {
+       bootph-all;
+};
+
+&gcc {
+       bootph-all; /* Enable GCC for SPL */
+};
+
+/* RPMH clock controller - required by GCC */
+&rpmhcc {
+       bootph-all;
+};
+
+/* Apps RSC - parent of rpmhcc and rpmhpd */
+&apps_rsc {
+       bootph-all;
+};
+
+/* UART10 - console serial port */
+&uart10 {
+       bootph-all;
+};
+
+&tlmm {
+       bootph-all;   /* Make TLMM GPIO controller available in SPL */
+};

-- 
2.34.1

Reply via email to