Fix indentation issues where spaces were used instead of tabs in several
ZynqMP device tree overlay files. Device tree files should use tabs for
indentation to maintain consistency with the kernel coding style.

Signed-off-by: Michal Simek <[email protected]>
---

 .../arm/dts/zynqmp-sc-vm-p-m1369-00-revA.dtso |  4 +-
 arch/arm/dts/zynqmp-sck-kv-g-revA.dtso        | 40 +++++++++----------
 2 files changed, 22 insertions(+), 22 deletions(-)

diff --git a/arch/arm/dts/zynqmp-sc-vm-p-m1369-00-revA.dtso 
b/arch/arm/dts/zynqmp-sc-vm-p-m1369-00-revA.dtso
index 8bb4dd6e3e7a..58be0e1c890a 100644
--- a/arch/arm/dts/zynqmp-sc-vm-p-m1369-00-revA.dtso
+++ b/arch/arm/dts/zynqmp-sc-vm-p-m1369-00-revA.dtso
@@ -2,7 +2,7 @@
 /*
  * dts file for Xilinx ZynqMP VM-P-M1369-00
  *
- * Copyright (C) 2024, Advanced Micro Devices, Inc.
+ * Copyright (C) 2024-2026, Advanced Micro Devices, Inc.
  *
  * Michal Simek <[email protected]>
  */
@@ -409,7 +409,7 @@
        };
 
        /* connected via J425 connector
-        ucd90320: power-sequencer@73 { // u16
+       ucd90320: power-sequencer@73 { // u16
                compatible = "ti,ucd90320";
                reg = <0x73>;
        };*/
diff --git a/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso 
b/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso
index 3c551f303150..967548744d5e 100644
--- a/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso
+++ b/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso
@@ -246,23 +246,23 @@
        status = "okay";
 
        pinctrl_gpio0_default: gpio0-default {
-                conf {
-                        groups = "gpio0_38_grp";
-                        bias-pull-up;
-                        power-source = <IO_STANDARD_LVCMOS18>;
-                };
-
-                mux {
-                        groups = "gpio0_38_grp";
-                        function = "gpio0";
-                };
-
-                conf-tx {
-                        pins = "MIO38";
-                        bias-disable;
-                        output-enable;
-                };
-        };
+               conf {
+                       groups = "gpio0_38_grp";
+                       bias-pull-up;
+                       power-source = <IO_STANDARD_LVCMOS18>;
+               };
+
+               mux {
+                       groups = "gpio0_38_grp";
+                       function = "gpio0";
+               };
+
+               conf-tx {
+                       pins = "MIO38";
+                       bias-disable;
+                       output-enable;
+               };
+       };
 
        pinctrl_uart1_default: uart1-default {
                conf {
@@ -421,9 +421,9 @@
 };
 
 &gpio {
-        status = "okay";
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_gpio0_default>;
+       status = "okay";
+       pinctrl-names = "default";
+       pinctrl-0 = <&pinctrl_gpio0_default>;
 };
 
 &uart1 {
-- 
2.43.0

Reply via email to