Could you be more specific where I can find the CSAR in uClinux. So far as I
saw these SDRAM initillisation were handled within DBUG. I've changed this
part for DBUG bootloader, but not for uClinux unless this part is not
needed.
From: Andrew Kohlsmith <[EMAIL PROTECTED]>
Reply-To: uClinux development list <[email protected]>
To: [email protected]
Subject: Re: [uClinux-dev] 32-bit SDRAM and FLASH
Date: Wed, 2 May 2007 08:21:57 -0400
On Tuesday 01 May 2007 9:15 am, Ferry de Groot wrote:
> I've allready changed the flash bit width to 32-bit in block devices or
do
> i need to make more specific changes. Erasing an sector seems to work
> almost fine. Except that it didn't fully erased the full memory range.
Assuming you changed the CSAR to use 32-bit accesses, there shouldn't be a
much else to change at all, aside from what you've already done.
> For the SDRAM I changed the SDRAM Processor type features to 32-bit plus
> the changes in the files:
The SDRAM controller setup is fairly well documented in the chip manual.
The
5282 I know has tables which give the specific configuration and wiring for
the address lines to row and address connections for all supported SDRAM
configurations and bus widths.
-A.
_______________________________________________
uClinux-dev mailing list
[email protected]
http://mailman.uclinux.org/mailman/listinfo/uclinux-dev
This message was resent by [email protected]
To unsubscribe see:
http://mailman.uclinux.org/mailman/options/uclinux-dev
_________________________________________________________________
Geen zin in typen? Praten gaat makkelijker. Nu GRATIS bellen!
http://get.live.com/messenger/overview
_______________________________________________
uClinux-dev mailing list
[email protected]
http://mailman.uclinux.org/mailman/listinfo/uclinux-dev
This message was resent by [email protected]
To unsubscribe see:
http://mailman.uclinux.org/mailman/options/uclinux-dev
