We've been using the version 2.1 driver from Intel with no problems on our custom ixp420 board with 2 PHYs. Now, and don't ask me why, for some reason its important to switch the two ports around. That is, what was formerly ixp0 should become ixp1 and vice versa. You would think that in our application we could conditionally compile the code that uses these ports to reverse them in this instance. However, the push is now that it should be done at a lower layer.
Does anyone know if its possible to tweak the driver so that during discovery NPEB is found at address 1 and not address 0? And therefore, NPEC should be found at address 0 instead of address 1. There is an obscure reference in the ixp400_eth driver that seems to indicate that this mapping is hardcoded in the firmware module. Can anyone verify this? ______________________________________ Ron Jobmann Porting/Integration/Build Engineer Asentria Corporation 1200 N. 96TH ST Seattle, WA 98103-3310 http://www.asentria.com (206) 344-8800 ex: 120 / Fax: (206) 344-2116
_______________________________________________ uClinux-dev mailing list [email protected] http://mailman.uclinux.org/mailman/listinfo/uclinux-dev This message was resent by [email protected] To unsubscribe see: http://mailman.uclinux.org/mailman/options/uclinux-dev
