Hi, The 0x00000000 address should be dedicated to your boot device, I mean a NOR flash if your 4510 boots from a NOR flash. The SDRAM is not located at 0x00000000, but 0x0c000000 very often on this kind of chip (bank 6 if I remember well). I don't think your bios bootloader uses the SDRAM from BANK0.... please ckeck before.
Cordialement, Xavier MONTAGNE Pragmatec (www.pragmatec.net) Gsm : 06.98.06.21.55 Tél : 01.61.30.02.18 Fax : 01.61.30.02.19 ----- Original Message ----- From: [EMAIL PROTECTED] To: [email protected] Sent: Friday, August 08, 2008 3:34 AM Subject: [uClinux-dev] Re: how does s3c4510 handle the 32M SDRAM I know this is not the place to ask this questions,but it's the only place I can think of. I do set up one of the bank in the bootloader using bios bootloader,but it only setup 16M to the address 0x00000000-0x00ffffff,it also remap the flash to 0x01000000 to 0x013fffff.according to the datasheet,each can manage 64M address sapce,it that true ? if it is true,is it possible that the 32 SDRAM is in the same bank ? again if it is possible,how can i setup the SDRAM,I can't set up the SDRAM to 0x00000000-0x01ffffff,because 0x01000000 to 0x013fffff is the flash address,do I have to remap the flash or SDRAM to other address ? And remap to which adddress? if anybody is experienced with that,please share it with me. Message: 1 Date: Thu, 7 Aug 2008 21:25:02 +0800 (CST) From: [EMAIL PROTECTED] Subject: [uClinux-dev] how does s3c4510 handle the 32M SDRAM To: [email protected] Message-ID: <[EMAIL PROTECTED]> Content-Type: text/plain; charset="us-ascii" An HTML attachment was scrubbed... URL: http://mailman.uclinux.org/pipermail/uclinux-dev/attachments/20080807/0ac94f99/attachment-0001.html ------------------------------ Message: 2 Date: Thu, 7 Aug 2008 16:04:57 +0200 From: "xavier.montagne" <[EMAIL PROTECTED]> Subject: Re: [uClinux-dev] how does s3c4510 handle the 32M SDRAM To: "uClinux development list" <[email protected]> Message-ID: <[EMAIL PROTECTED]> Content-Type: text/plain; charset="gb2312" Hi, It is not the job of the Linux kernel to manage the both SDRAM but the one of your bootloader to setup the appropriate bank to do so. Adapt the "COL" value to manage the correct column number of each SDRAM and setup also the BANKCON register to drive 2 devices (cf datasheet). Cordialement, Xavier MONTAGNE Pragmatec (www.pragmatec.net) Gsm : 06.98.06.21.55 T¨|l : 01.61.30.02.18 Fax : 01.61.30.02.19 ----- Original Message ----- From: [EMAIL PROTECTED] To: [email protected] Sent: Thursday, August 07, 2008 3:25 PM Subject: [uClinux-dev] how does s3c4510 handle the 32M SDRAM hi,everybody is there anybody using the s3c4510 with 32M SDRAM ? I have two SDRAMs on my board,each is 16M bytes,but I am only able to use one of them,I don't have a Schematic ,andI have look throught the datasheet,but I don't have a clue how to do it.if anybody is experienced with that,please share it with me.if you have a Schematic,send a copy to me ,thank you. ------------------------------------------------------------------------------ ------------------------------------------------------------------------------ _______________________________________________ uClinux-dev mailing list [email protected] http://mailman.uclinux.org/mailman/listinfo/uclinux-dev This message was resent by [email protected] To unsubscribe see: http://mailman.uclinux.org/mailman/options/uclinux-dev ------------------------------------------------------------------------------ No virus found in this incoming message. Checked by AVG. Version: 7.5.524 / Virus Database: 270.5.12/1590 - Release Date: 04/08/2008 08:09
_______________________________________________ uClinux-dev mailing list [email protected] http://mailman.uclinux.org/mailman/listinfo/uclinux-dev This message was resent by [email protected] To unsubscribe see: http://mailman.uclinux.org/mailman/options/uclinux-dev
