Send USRP-users mailing list submissions to
[email protected]
To subscribe or unsubscribe via the World Wide Web, visit
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
or, via email, send a message with subject or body 'help' to
[email protected]
You can reach the person managing the list at
[email protected]
When replying, please edit your Subject line so it is more specific
than "Re: Contents of USRP-users digest..."
Today's Topics:
1. Re: Trying to learn FPGA programming in USRP E 110 (Nowlan, Sean)
----------------------------------------------------------------------
Message: 1
Date: Thu, 26 Apr 2012 22:54:38 +0000
From: "Nowlan, Sean" <[email protected]>
To: Nick Foster <[email protected]>, Nazmul Islam
<[email protected]>
Cc: "[email protected]" <[email protected]>
Subject: Re: [USRP-users] Trying to learn FPGA programming in USRP E
110
Message-ID: <195933287DC65748BA7AE867BA8E430B6218B404@apatlisdmbx02>
Content-Type: text/plain; charset="iso-8859-1"
FYI - If you're doing academic research but don't have a copy of the
non-Webpack Xilinx ISE, you should have your advisor put in a request with the
Xilinx University Program:
www.xilinx.com/university<http://www.xilinx.com/university>
- Sean
________________________________
From: [email protected] [[email protected]]
on behalf of Nick Foster [[email protected]]
Sent: Thursday, April 26, 2012 9:28 AM
To: Nazmul Islam
Cc: [email protected]
Subject: Re: [USRP-users] Trying to learn FPGA programming in USRP E 110
On Wed, Apr 25, 2012 at 8:01 PM, Nazmul Islam
<[email protected]<mailto:[email protected]>> wrote:
Hello,
My supervisors are want to conduct channel sounding experiments using embedded
USRP's. They plan to put some USRP E110 in the field and these USRP's should
perform inter-node channel estimation on their own. They asked me to learn FPGA
programming in USRP.
I don't have VHDL/Verilog programming experience. Therefore, I am planning to
use the simulink software to run the USRP E110's? Can I directly program in the
FPGA board of E 110 just by using Simulink?
No. Because the rest of the USRP E110 FPGA image is written in Verilog, you
will have to modify the existing Verilog.
Considering that I have made the proper choice, I am also wondering how I
should start. I have not done FPGA programming but I have worked with Matlab +
Simulink frequently. Do I need to learn Xilinx System Generator before diving
into this?
The best place to start is to compile your own FPGA image without making
changes, and verify that it works. You will need a full copy (not the Webpack
version) of ISE. You can just use the Makefile.E110 located in usrp2/top/E1x0
to compile it, no System Generator necessary. After you have verified that your
image is OK, take a look at the custom plugins located in the usrp2/custom
directory. The custom plugins provide a convenient way to interface with the
existing signal path in the E110 FPGA image and modify data before sending it
on to the host.
We're happy to answer additional questions from there.
Best,
Nick
Any feedback will be very appreciated.
Thanks,
Nazmul
--
Muhammad Nazmul Islam
Graduate Student
Electrical & Computer Engineering
Wireless Information & Networking Laboratory
Rutgers, USA.
_______________________________________________
USRP-users mailing list
[email protected]<mailto:[email protected]>
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20120426/a00533e8/attachment-0001.html>
------------------------------
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
End of USRP-users Digest, Vol 20, Issue 24
******************************************
