Send USRP-users mailing list submissions to
[email protected]
To subscribe or unsubscribe via the World Wide Web, visit
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
or, via email, send a message with subject or body 'help' to
[email protected]
You can reach the person managing the list at
[email protected]
When replying, please edit your Subject line so it is more specific
than "Re: Contents of USRP-users digest..."
Today's Topics:
1. Re: Simulation round_sd.v module block encounters errors
(Matt Ettus)
2. USRP1 support in the form of a network server (SImon IJskes)
----------------------------------------------------------------------
Message: 1
Date: Tue, 1 Jan 2013 18:12:37 -0800
From: Matt Ettus <[email protected]>
To: Florian Schlembach <[email protected]>
Cc: "[email protected]" <[email protected]>
Subject: Re: [USRP-users] Simulation round_sd.v module block
encounters errors
Message-ID:
<CAN=1kn8BwNzVrMma_PwWybR14ffRcTzhZub=NFmu=mcoay4...@mail.gmail.com>
Content-Type: text/plain; charset="iso-8859-1"
To get it to simulate properly, set the initial values of the registers
where they are defined, like this:
reg [15:0] myreg = 0;
Matt
On Tue, Dec 18, 2012 at 4:12 AM, Florian Schlembach <
[email protected]> wrote:
> I am currently trying to simulate my module. I am reusing the round_sd.v
> module block that is rounding the sample value at the end of the ddc chain:
>
> http://www.upload-pictures.de/**bild.php/21491,**
> usrpn210analysisofddcchainF9AE**W.jpg<http://www.upload-pictures.de/bild.php/21491,usrpn210analysisofddcchainF9AEW.jpg>
>
> I instantiate it via:
>
> round_sd #(.WIDTH_IN(24),.WIDTH_OUT(16)**) round_i
> (.clk(clock),.reset(reset), .in(i_sq[23:0]),.strobe_in(**strobe_round),
> .out(i_sq_round), .strobe_out(strobe_cu));
>
> I don't get any output on i_sq_round, only 16'bx. As I followed the
> instantiation chain of round_sd, I figured out that the following line
>
> wire [WIDTH:0] sum_int = {in1[WIDTH-1],in1} + {in2[WIDTH-1],in2};
>
> is not working in simulation because there is a sum of any valid bits of
> in1 with x-states, resulting in 24'bx of sum_int and ending up in
> i_sq_round being 16'bx.
>
> I reckon that it apparently seems to work on hardware because x-states
> doesn't exist there. What can I do to get it run in simulation (using ISim)?
>
> BR, Flo
>
>
> ______________________________**_________________
> USRP-users mailing list
> [email protected]
> http://lists.ettus.com/**mailman/listinfo/usrp-users_**lists.ettus.com<http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com>
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20130101/160aa44f/attachment-0001.html>
------------------------------
Message: 2
Date: Wed, 02 Jan 2013 12:38:13 +0100
From: SImon IJskes <[email protected]>
To: [email protected]
Subject: [USRP-users] USRP1 support in the form of a network server
Message-ID: <[email protected]>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Feature request:
A network server executable, running on windows and linux, allowing
access to all the features of the USRP1 over a TCP/UDP interface.
Gr. Simon
------------------------------
Subject: Digest Footer
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
------------------------------
End of USRP-users Digest, Vol 29, Issue 2
*****************************************
