Send USRP-users mailing list submissions to
[email protected]
To subscribe or unsubscribe via the World Wide Web, visit
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
or, via email, send a message with subject or body 'help' to
[email protected]
You can reach the person managing the list at
[email protected]
When replying, please edit your Subject line so it is more specific
than "Re: Contents of USRP-users digest..."
Today's Topics:
1. Re: enable rx pause-frame flow control (A Bose)
----------------------------------------------------------------------
Message: 1
Date: Mon, 6 May 2013 17:21:36 -0400
From: "A Bose" <[email protected]>
To: <[email protected]>
Subject: Re: [USRP-users] enable rx pause-frame flow control
Message-ID: <[email protected]>
Content-Type: text/plain; charset="us-ascii"
Hello,
I am using an N200 and WBX and I have stripped out all TX logic from the
FPGA. I then stitched in the extramfifo between ddc_chain0 and the
vita_rx_chain0. In simple_gemac_wrapper.v I set RX_FLOW_CTRL=1
In firmware I advertise: PAUSE ASM_DIR = [ 1 1] via
eth_mac_miim_write(PHY_AUTONEG_ADV, t);
In eth_mac_init I ensure that MAC_SET_PAUSE_EN, MAC_SET_PASS_PAUSE are set
along with defaults.
Is there anything else I need to do to handle pause frames generated from
the host?
Thanks,
A Bose
------------------------------
Subject: Digest Footer
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
------------------------------
End of USRP-users Digest, Vol 33, Issue 6
*****************************************
