Hi, I am trying to modify the Ettus’s FPGA code and build the new code to get the bit file. But it takes a very long time for every build to be done. I am using Xilinx ISE for this work. Is there any way I can get it to work faster?
-- Thanks and Regards Shoor
_______________________________________________ USRP-users mailing list [email protected] http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
