Hi all,
I work on the X310 USRP and I use the rfnocnodtool to create a new block
for the FPGA.
I implement source block that include table of 1024 value of sin and cos
(I,Q) and the output the sin and cos value that i read from the table any
clock. (like DDS)
I initialize the values of the table as follow (where i add attach only the
rele
*vant line code to this email)*
*1. parameter initialValue = {{16'd0,16'd2047}......} // 1K size (1024
values).*
*2. // initialization3. initial begin4. for (i=0;i<TableDep;i=i+1)
begin5. Sin_table[i] = initialValue[(i*32)+:32];6. end 7. end*
when i run the test bench i get the results that i expect and it's work
find. But when i run uhd_image_builder script to create bin file i get the
following error (that referring to line 5 in the code that i describe
above):
* ERROR: [Synth 8-524] part-select [32767:32736] out of range of prefix
'initialValue'*
I think that my problem is that i try to use to much register to create the
table.
Can someone help me with that to understand if it's really my error?
I try to solve it by create new block of memory, if someone help me also
with that it will be great.
Thank in advance
Ishai
--
ישי אלוש
054-5823400
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
