On 09/09/2018 12:22 AM, Chintan Patel via USRP-users wrote:
Hi,
Given that the N310 has the Zynq parts (like the E310), has there been
any benchmark testing done to test the PS-PL data transfer bandwidth?
For the E310, it has been said that the data transfer bandwidth from
the FPGA fabric to the processor is limited to the 15-20Msps (due to
DMA/driver bottlenecks, I think). Is that the same for the N310?
I think you'd be very lucky to get 15Msps on the E310 into the CPU. It's
not just the DMA hardware, it's the fact that the CPU runs at only 600ish
MHz, and even with eye-watering optimization in drivers, and
eliminating most of Linux, you would be hard-pressed to get that out of
a 600ish MHz
CPU.
I'll let someone from R&D speak to the Zynq CPU<--->FPGA interface on
the N310, but my guess is that it's not screamingly better.
On a related note, I am assuming that if the 10G ports are enabled on
the N310 FPGA build, the path from ADC samples to 10GbE, is all within
the FPGA fabric, without the processor getting in the datapath.
Yes, the FPGA-to-10G data path for samples does not go through the CPU
at all, and the N310 can push samples through the 10G ports at
reasonable rates.
Thanks
Chintan
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
