It has been a while since I've built a bitfile for the E310, but I used a setup that works fine for my X310. I source: /opt/gnuradio/v3.7.12.0_rfnoc/src/uhd-fpga/usrp3/top/e300/setupenv.sh it finds vivado 2017.4 fine and it said it was successful. then I run: /uhd_image_builder.py keep_1_in_n fir -d e310 -t E310_RFNOC_sg3 -m 4 --fill-with-fifos and it says: --Using the following blocks to generate image: * keep_1_in_n * fir Adding CE instantiation file for 'E310_RFNOC_sg3' changing temporarily working directory to /opt/gnuradio/v3.7.12.0_rfnoc/src/uhd-fpga/usrp3/tools/scripts/../../top/e300 Setting up a 64-bit FPGA build environment for the USRP-E3x0... - Vivado: Found (/opt/Xilinx/Vivado/2017.4/bin) Environment successfully initialized. make: *** No rule to make target `E310_RFNOC_sg3'. Stop. I am not sure what I am missing. The target seems fine to me, so I am not sure why it can't build. Any ideas?
_______________________________________________ USRP-users mailing list [email protected] http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
