Is there a block diagram of the hdl implemented on the e310? I'm trying to get a handle on what the e310 is doing, but reading the hdl directly is slow.
I could probably use vivado to view the hierarchy of schematics/modules, but is there some higher level documentation available somewhere? Sorry if I'm missing something obvious.
_______________________________________________ USRP-users mailing list [email protected] http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
