Are you assigning a value for eob? You declare it, but I don't see where you assign it.
On Wed, Apr 24, 2019 at 7:15 AM Xingjian Chen via USRP-users < [email protected]> wrote: > Hi Guys, > Good morning. I am wondering how to insert an EOB in Verilog code to the > radio. What I have tried is cvita_hdr_modify as below. I think just change > EOB bit should put the tx radio into the idle state. However, when the > EOB changed, my E312 returned an error as below. There is a register I > used for updating coefficients in FPGA, but it should not be related to > EOB. Thank you. > > wire [63:0] future_vita_time ; > wire eob; > wire has_time; > cvita_hdr_modify cvita_hdr_modify_data ( > .header_in(m_axis_data_tuser), > .header_out(s_axis_data_tuser), > .use_pkt_type(1'b0), .pkt_type(), > .use_has_time(1'b1), .has_time(has_time), > .use_eob(1'b1), .eob(eob), > .use_seqnum(1'b0), .seqnum(), > .use_length(1'b1), .length(payload_length), > .use_src_sid(1'b1), .src_sid(src_sid), > .use_dst_sid(1'b1), .dst_sid(next_dst_sid), > .use_vita_time(1'b1), .vita_time(future_vita_time)); > > Returned Error: > sr_write() failed: EnvironmentError: IOError: Block ctrl (CE_01_Port_20) > no response packet > _______________________________________________ > USRP-users mailing list > [email protected] > http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com >
_______________________________________________ USRP-users mailing list [email protected] http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
