Hello,

We are trying to perform singular vector decomposition. The idea is to work on 
an RFNoC block that takes in summation of samples from the Radio source and 
will perform SVD.

Is anybody working on something similar?
Currently, the RFNoC OFDM synchronizer block has timing constraint issues and 
can't be used to build FPGA image.

Just asking around to get some suggestions/advice and idea if working on that 
Verilog implementation of SVD is something doable and if anybody tried anything 
similar.

Thank you,
Adnan


_______________________________________________
USRP-users mailing list
USRP-users@lists.ettus.com
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

Reply via email to