On 11/16/2020 03:32 PM, Lamar Owen via USRP-users wrote:


[TRACE] [DBSRX] DBSRX: trying ref_clock 4000000.000000 and m_divider 4
[TRACE] [DBSRX] DBSRX R:2

[ERROR] [DBMGR] The daughterboard manager encountered a recoverable error in init.
Loading the "unknown" daughterboard implementations to continue.
The daughterboard cannot operate until this error is resolved.
AssertionError: m and ref_clock/m >= 1e6 and ref_clock/m <= 2.5e6
  in double dbsrx::set_lo_freq(double)
at /home/conda/feedstock_root/build_artifacts/uhd_1602712704625/work/host/lib/usrp/dboard/db_dbsrx.cpp:306
If you look at the context of this assertion--it should never be asserted. ref_clock is 4e6 and m is 4, so the test is satisfied, and therefore the assertion shouldn't fail. I wonder if this is a compiler issue, or an issue with the UHD_ASSERT logic?



[TRACE] [USRP1] poke32( 6, 0xffff0000)
[TRACE] [USRP1] poke32(10, 0xffff0000)
[TRACE] [USRP1] poke32(23, 0x       0)
[TRACE] [USRP1] poke32( 5, 0xffff0000)
[TRACE] [USRP1] poke32( 9, 0xffff0000)
[TRACE] [USRP1] poke32(20, 0x       0)
[TRACE] [USRP1] poke32( 8, 0xffff0000)
[TRACE] [USRP1] poke32(12, 0xffff0000)
[TRACE] [USRP1] poke32(29, 0x       0)
[TRACE] [USRP1] poke32( 7, 0xffff0000)
[TRACE] [USRP1] poke32(11, 0xffff0000)
[TRACE] [USRP1] poke32(26, 0x       0)
[TRACE] [USRP1] codec control write reg: 0x     808
[TRACE] [USRP1] transact_spi: slave: 2 bits: 2056 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x     808
[TRACE] [USRP1] transact_spi: slave: 4 bits: 2056 num_bits: 16 readback: 0
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] poke32( 1, 0x       1)
[TRACE] [USRP1] poke32(33, 0x      1f)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] poke32( 0, 0x       1)
[TRACE] [USRP1] poke32(32, 0x      1f)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] peek32( 3)
[TRACE] [USRP1] poke32(34, 0x       0)
[TRACE] [USRP1] poke32(35, 0x       0)
[TRACE] [USRP1] poke32(38, 0x      41)
[TRACE] [USRP1] poke32(39, 0x     981)
  _____________________________________________________
 /
|       Device: USRP1 Device
|     _____________________________________________________
|    /
|   |       Mboard: USRP1
|   |   serial: 45d0d3fa
|   |
|   |   Time sources:  none
|   |   Clock sources: internal
|   |   Sensors:
|   |     _____________________________________________________
|   |    /
|   |   |       RX DSP: 0
|   |   |
|   |   |   Freq range: -32.000 to 32.000 MHz
|   |     _____________________________________________________
|   |    /
|   |   |       RX DSP: 1
|   |   |
|   |   |   Freq range: -32.000 to 32.000 MHz
|   |     _____________________________________________________
|   |    /
|   |   |       RX Dboard: A
|   |   |   ID: DBSRX (0x0002)
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       RX Frontend: 0
|   |   |   |   Name: Unknown (0xffff) - 0
|   |   |   |   Antennas:
|   |   |   |   Sensors:
|   |   |   |   Freq range: 0.000 to 0.000 MHz
|   |   |   |   Gain Elements: None
|   |   |   |   Bandwidth range: 0.0 to 0.0 step 0.0 Hz
|   |   |   |   Connection Type: IQ
|   |   |   |   Uses LO offset: No
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       RX Codec: A
|   |   |   |   Name: ad9522
|   |   |   |   Gain range pga: 0.0 to 20.0 step 1.0 dB
|   |     _____________________________________________________
|   |    /
|   |   |       RX Dboard: B
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       RX Frontend: 0
|   |   |   |   Name: Unknown (0xffff) - 0
|   |   |   |   Antennas:
|   |   |   |   Sensors:
|   |   |   |   Freq range: 0.000 to 0.000 MHz
|   |   |   |   Gain Elements: None
|   |   |   |   Bandwidth range: 0.0 to 0.0 step 0.0 Hz
|   |   |   |   Connection Type: IQ
|   |   |   |   Uses LO offset: No
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       RX Codec: B
|   |   |   |   Name: ad9522
|   |   |   |   Gain range pga: 0.0 to 20.0 step 1.0 dB
|   |     _____________________________________________________
|   |    /
|   |   |       TX DSP: 0
|   |   |
|   |   |   Freq range: -44.000 to 44.000 MHz
|   |     _____________________________________________________
|   |    /
|   |   |       TX DSP: 1
|   |   |
|   |   |   Freq range: -44.000 to 44.000 MHz
|   |     _____________________________________________________
|   |    /
|   |   |       TX Dboard: A
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       TX Frontend: 0
|   |   |   |   Name: Unknown (0xffff) - 0
|   |   |   |   Antennas:
|   |   |   |   Sensors:
|   |   |   |   Freq range: 0.000 to 0.000 MHz
|   |   |   |   Gain Elements: None
|   |   |   |   Bandwidth range: 0.0 to 0.0 step 0.0 Hz
|   |   |   |   Connection Type: IQ
|   |   |   |   Uses LO offset: No
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       TX Codec: A
|   |   |   |   Name: ad9522
|   |   |   |   Gain range pga: -20.0 to 0.0 step 0.1 dB
|   |     _____________________________________________________
|   |    /
|   |   |       TX Dboard: B
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       TX Frontend: 0
|   |   |   |   Name: Unknown (0xffff) - 0
|   |   |   |   Antennas:
|   |   |   |   Sensors:
|   |   |   |   Freq range: 0.000 to 0.000 MHz
|   |   |   |   Gain Elements: None
|   |   |   |   Bandwidth range: 0.0 to 0.0 step 0.0 Hz
|   |   |   |   Connection Type: IQ
|   |   |   |   Uses LO offset: No
|   |   | _____________________________________________________
|   |   |    /
|   |   |   |       TX Codec: B
|   |   |   |   Name: ad9522
|   |   |   |   Gain range pga: -20.0 to 0.0 step 0.1 dB

[TRACE] [USRP1] codec control write reg: 0x     808
[TRACE] [USRP1] transact_spi: slave: 2 bits: 2056 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x     808
[TRACE] [USRP1] transact_spi: slave: 4 bits: 2056 num_bits: 16 readback: 0
[TRACE] [USRP1] poke32( 6, 0xffff0000)
[TRACE] [USRP1] poke32(10, 0xffff0000)
[TRACE] [USRP1] poke32(23, 0x 0) https://www.amazon.ca/Breakout-Connector-Female-Adapter-Terminal/dp/B07DL13B32/ref=sr_1_23_sspa?dchild=1&gclid=Cj0KCQiA48j9BRC-ARIsAMQu3WS6mqz1QoEYjrHj2vHgONo0eOz7jWLd7vf1879y7aTpPzTauZuEmF8aAvu5EALw_wcB&hvadid=208320688227&hvdev=c&hvlocphy=9000707&hvnetw=g&hvqmt=e&hvrand=9845139346444461649&hvtargid=kwd-301399804745&hydadcr=1500_9454465&keywords=usb+to+rs-232&qid=1605565159&sr=8-23-spons&tag=googcana-20&psc=1&spLa=ZW5jcnlwdGVkUXVhbGlmaWVyPUE3N1BFTEhCQjBFVzImZW5jcnlwdGVkSWQ9QTAxODU5NjgyU0NJT0EwRUFXTllZJmVuY3J5cHRlZEFkSWQ9QTAzMTcwMTUxSDdXTFpLRERMR1BJJndpZGdldE5hbWU9c3BfbXRmJmFjdGlvbj1jbGlja1JlZGlyZWN0JmRvTm90TG9nQ2xpY2s9dHJ1ZQ==
[TRACE] [USRP1] poke32( 5, 0xffff0000)
[TRACE] [USRP1] poke32( 9, 0xffff0000)
[TRACE] [USRP1] poke32(20, 0x       0)
[TRACE] [USRP1] poke32( 8, 0xffff0000)
[TRACE] [USRP1] poke32(12, 0xffff0000)
[TRACE] [USRP1] poke32(29, 0x       0)
[TRACE] [USRP1] poke32( 7, 0xffff0000)
[TRACE] [USRP1] poke32(11, 0xffff0000)
[TRACE] [USRP1] poke32(26, 0x       0)
[TRACE] [USRP1] codec control write reg: 0x    2400
[TRACE] [USRP1] transact_spi: slave: 2 bits: 9216 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2500
[TRACE] [USRP1] transact_spi: slave: 2 bits: 9472 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2600
[TRACE] [USRP1] transact_spi: slave: 2 bits: 9728 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2a00
[TRACE] [USRP1] transact_spi: slave: 2 bits: 10752 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2b00
[TRACE] [USRP1] transact_spi: slave: 2 bits: 11008 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x     107
[TRACE] [USRP1] transact_spi: slave: 2 bits: 263 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x     80f
[TRACE] [USRP1] transact_spi: slave: 2 bits: 2063 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2400
[TRACE] [USRP1] transact_spi: slave: 4 bits: 9216 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2500
[TRACE] [USRP1] transact_spi: slave: 4 bits: 9472 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2600
[TRACE] [USRP1] transact_spi: slave: 4 bits: 9728 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2a00
[TRACE] [USRP1] transact_spi: slave: 4 bits: 10752 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x    2b00
[TRACE] [USRP1] transact_spi: slave: 4 bits: 11008 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x     107
[TRACE] [USRP1] transact_spi: slave: 4 bits: 263 num_bits: 16 readback: 0
[TRACE] [USRP1] codec control write reg: 0x     80f
[TRACE] [USRP1] transact_spi: slave: 4 bits: 2063 num_bits: 16 readback: 0
(base) [pari-sdr@dhcp-pool167 ~]$


_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com


_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

Reply via email to