Thanks Wade,

I had tried this just before your email. The first time I did this I got an 
error from make saying that Vivado wasn’t found in the environment and that I 
should run setupenv.sh.

Running “source setupenv.sh” fixed this issue and “make E320_1G” GUI=1 did open 
the design up in Vivado.

One thing that might be a cause of the issue is that I don’t have vivado 
installed at the “standard” location. It seems strange that rfnoc_image_builder 
finds it Ok. Maybe if I try the -g option after running the setupenv.sh it 
might work.

Thanks again for your help,

Mark
From: Wade Fife <[email protected]>
Sent: 02 February 2021 17:45
To: Mark D <[email protected]>
Cc: [email protected]
Subject: Re: [USRP-users] Opening Vivado GUI during FPGA image build

Hi Mark,

This is curious. If I recall, someone else was having trouble with -g, but it 
worked for me last time I tried it. I will try it again to see if I can 
reproduce anything. In the meantime, you can run rfnoc_image_builder and make 
in separate steps. See if this works:

# Generate the build files only; don't build the image
rfnoc_image_builder -y e320_my_fpga.yml -t E320_1G --generate-only
# Build the image with the GUI
make E320_1G GUI=1

Thanks,

Wade

On Tue, Feb 2, 2021 at 9:10 AM Mark D via USRP-users 
<[email protected]<mailto:[email protected]>> wrote:
Just noticed that I’d put uhd_image_builder, I did of course mean 
rfnoc_image_builder.

Still not having any luck with this, seems to just ignore the -g option.

From: USRP-users 
<[email protected]<mailto:[email protected]>> 
On Behalf Of Mark D via USRP-users
Sent: 02 February 2021 11:05
To: [email protected]<mailto:[email protected]>
Subject: [USRP-users] Opening Vivado GUI during FPGA image build

I’m using UHD 4.0 and building an FPGA for the E320 USRP.

I’m trying to follow the guide for debugging FPGA images on the Ettus website 
AN-121.

I’m using the rfnoc_image_builder command to build the image, and have added 
the -g option to open the GUI during the build process: udd_image_builder -7 
e320_my_fpga.yml -t E320_1G -g

However the build runs to completion without stopping to open up Vivado.

uhd_image_builder -h shows that the option of -g or –GUI is listed as opening 
the Vivado GUI during the build. I’ve tried both -g and –GUI and neither had 
any effect.

Any ideas? AN-121 is a few years old, is the -g option still supported by 
uhd_image_builder?

Thanks,

Mark
________________________________
This email and any files transmitted with it are confidential and intended 
solely for the use of the individual or entity to whom they are addressed. If 
you have received this email in error please notify the system manager.
_______________________________________________
USRP-users mailing list
[email protected]<mailto:[email protected]>
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

Reply via email to