Well it looks like in ddc.yml that num_ports modifies input and output. Is that just allowing you then to use the same DDC core for two separate input streams? How is that data sequenced through the hardware - is there 2x the amount of hardware to process the streams in parallel? Is there a difference between making 1 DDC with 2 ports or 2 DDC with 1 port?
_______________________________________________ USRP-users mailing list -- [email protected] To unsubscribe send an email to [email protected]
