I found explicitly including the verilog in the testbench using “\`include” worked. However, I found it to be the case that for any module that is needed, even if it was “added” by the builder.
_______________________________________________ USRP-users mailing list -- [email protected] To unsubscribe send an email to [email protected]
