On 17/06/2023 09:13, sp wrote:
What is the delay change frequency USRP daughterboard when I used PCIe
vs Ethernet?
I have a USRP x310, and when I send a change frequency to change the
frequency it takes long .2 ms, this delay is for the ethernet command
sent to the daughterboard I measure it with cpp code, but I had not
any PCIe, but this is a question for me?
My question is for PCIe what's a delay for change frequency that
effect the daughterboard?
Can anyone guide me?
thanks in advance
_______________________________________________
USRP-users mailing list -- [email protected]
To unsubscribe send an email to [email protected]
The frequency-setting latency is *utterly dominated* by the time it
takes for the PLL synthesizer to achieve lock, and THAT
is dependent on which daugherboard you have, and how big a frequency
change you're making. The fraction of the latency
caused by the communications channel is largely immaterial.
_______________________________________________
USRP-users mailing list -- [email protected]
To unsubscribe send an email to [email protected]
