Revision: 25144
Author:   [email protected]
Date:     Wed Nov  5 11:35:57 2014 UTC
Log:      [turbofan] Use load/store indexes as 64-bit registers on arm64.

Since r25024 load/store indexes are 64-bit value but arm64 backend was still
treating them as 32-bit value.

[email protected]

Review URL: https://codereview.chromium.org/698383003
https://code.google.com/p/v8/source/detail?r=25144

Modified:
 /branches/bleeding_edge/src/compiler/arm64/code-generator-arm64.cc

=======================================
--- /branches/bleeding_edge/src/compiler/arm64/code-generator-arm64.cc Mon Nov 3 10:28:46 2014 UTC +++ /branches/bleeding_edge/src/compiler/arm64/code-generator-arm64.cc Wed Nov 5 11:35:57 2014 UTC
@@ -100,8 +100,7 @@
         return MemOperand(InputRegister(index + 0), InputInt32(index + 1));
       case kMode_MRR:
         *first_index += 2;
- return MemOperand(InputRegister(index + 0), InputRegister(index + 1),
-                          SXTW);
+ return MemOperand(InputRegister(index + 0), InputRegister(index + 1));
     }
     UNREACHABLE();
     return MemOperand(no_reg);

--
--
v8-dev mailing list
[email protected]
http://groups.google.com/group/v8-dev
--- You received this message because you are subscribed to the Google Groups "v8-dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
For more options, visit https://groups.google.com/d/optout.

Reply via email to