Revision: 21290
Author: [email protected]
Date: Tue May 13 15:13:22 2014 UTC
Log: ARM64: Fix cache line size computation.
BUG=
[email protected]
Review URL: https://codereview.chromium.org/268673020
http://code.google.com/p/v8/source/detail?r=21290
Modified:
/branches/bleeding_edge/src/arm64/cpu-arm64.cc
=======================================
--- /branches/bleeding_edge/src/arm64/cpu-arm64.cc Fri May 9 12:59:24 2014
UTC
+++ /branches/bleeding_edge/src/arm64/cpu-arm64.cc Tue May 13 15:13:22 2014
UTC
@@ -39,8 +39,9 @@
private:
uint32_t ExtractCacheLineSize(int cache_line_size_shift) const {
- // The cache type register holds the size of the caches as a power of
two.
- return 1 << ((cache_type_register_ >> cache_line_size_shift) & 0xf);
+ // The cache type register holds the size of cache lines in words as a
+ // power of two.
+ return 4 << ((cache_type_register_ >> cache_line_size_shift) & 0xf);
}
uint32_t cache_type_register_;
--
--
v8-dev mailing list
[email protected]
http://groups.google.com/group/v8-dev
---
You received this message because you are subscribed to the Google Groups "v8-dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to [email protected].
For more options, visit https://groups.google.com/d/optout.
