Verilog Indentation

[Naim Far]

Hi Vimers,

  Can anyone please help me with making the vim indent verilog files 
properly?!

Thanx in advance!