Hi there,

xpcc can now automatically generate the correct interrupt vector tables for all 
STM32 devices.
The table is generated from the CMSIS headers and stored in the Device Files.
Example STM32F407: 
https://github.com/roboterclubaachen/xpcc/blob/develop/src/xpcc/architecture/platform/devices/stm32/stm32f405_407_415_417-i_o_r_v_z-e_g.xml#L34

This should dramatically improve the coverage and correctness of all interrupts 
on the STM32 devices.
Some small inconsistencies in the device files, such as wrong SRAM size or 
duplicate values, have been fixed as well.
Furthermore all STM32 include files have been updated to the latest from the ST 
Cube libraries.

Cheers,
Niklas
_______________________________________________
xpcc-dev mailing list
xpcc-dev@lists.rwth-aachen.de
http://mailman.rwth-aachen.de/mailman/listinfo/xpcc-dev

Reply via email to