On 16/02/2022 21:21, Dmitry Boyarintsev via fpc-devel wrote:
On Wed, Feb 16, 2022 at 3:17 PM Martin Frb via fpc-devel
<[email protected]> wrote:
Anything similar on M1?
should it be ARM64 calling convention?
https://en.wikipedia.org/wiki/Calling_convention#ARM_(A64)
Possible. I have a bit of disassembly, a callstack, and a listing of
register values at that call. They suggest its x0 x1 and x2
I just hoped for some definite confirmation by someone who knows for sure.
_______________________________________________
fpc-devel maillist - [email protected]
https://lists.freepascal.org/cgi-bin/mailman/listinfo/fpc-devel
