[Bug rtl-optimization/70374] [5/6 Regression] ICE: in assign_by_spills, at lra-assigns.c:1428 (unable to find a register to spill) with -march=core2 -fno-split-wide-types -mavx512f

[ubizjak at gmail dot com]

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=70374

Uroš Bizjak <ubizjak at gmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|UNCONFIRMED                 |RESOLVED
         Resolution|---                         |DUPLICATE

--- Comment #2 from Uroš Bizjak <ubizjak at gmail dot com> ---
Another issue with hard registers that live accros insn with single-reg
constraint.

*** This bug has been marked as a duplicate of bug 70023 ***