On Jul 12, 2012, at 4:36 AM, Jia Hongtao wrote: > In SGMII riser card different PHY chip are used with different external > IRQ from eTSEC. To support PHY link state auto detect in SGMII mode we > should add another group of PHY nodes for SGMII mode. > > For MPC8572DS IRQ6 is used for PHY0~PHY1, IRQ7 is used for PHY2~PHY3. > For MPC8544DS and MPC8536DS IRQ6 is used for PHY0~PHY1. > For P2020DS IRQ5 is used for PHY1~PHY2. > > Signed-off-by: Li Yang <[email protected]> > Signed-off-by: Jia Hongtao <[email protected]> > --- > arch/powerpc/boot/dts/mpc8536ds.dtsi | 8 ++++++++ > arch/powerpc/boot/dts/mpc8544ds.dtsi | 9 +++++++++ > arch/powerpc/boot/dts/mpc8572ds.dtsi | 17 +++++++++++++++++ > arch/powerpc/boot/dts/p2020ds.dtsi | 10 ++++++++++ > 4 files changed, 44 insertions(+), 0 deletions(-)
applied to next - k _______________________________________________ Linuxppc-dev mailing list [email protected] https://lists.ozlabs.org/listinfo/linuxppc-dev
