On 1/14/07, Siarhei Siamashka <[EMAIL PROTECTED]> wrote:
On Sunday 14 January 2007 20:11, Frantisek Dufka wrote:

> Marius Gedminas wrote:
(snip)
> Check /proc/omap_clock on device, it says 252Mhz for both ARM and DSP core.

Hmm, interesting. Can anybody check /proc/omap_clock on N800 device?
I'm particularly curious about DSP clock frequency (as it can be actually
lower than on 770).

To avoid having more questions about clocks, here is the full output
from /proc/omap_clocks on a n800.  Anyone know what the second number
is-- a divisor perhaps?

Larry

usb_fck 48000000 0
pka_ick 109714285 0
aes_ick 109714285 0
rng_ick 109714285 0
sha_ick 109714285 0
des_ick 109714285 0
vlynq_fck 96000000 0
vlynq_ick 109714285 0
i2c_fck 12000000 0
i2c_ick 109714285 0
i2c_fck 12000000 0
i2c_ick 109714285 0
hdq_fck 12000000 0
hdq_ick 109714285 0
eac_fck 96000000 1
eac_ick 109714285 1
fac_fck 12000000 0
fac_ick 109714285 0
mmc_fck 96000000 0
mmc_ick 109714285 1
mspro_fck 96000000 0
mspro_ick 109714285 0
wdt3_fck 32000 0
wdt3_ick 109714285 0
wdt4_fck 32000 0
wdt4_ick 109714285 0
mailboxes_ick 109714285 1
cam_ick 109714285 0
cam_fck 96000000 0
omapctrl_ick 109714285 1
wdt1_ick 109714285 0
sync_32k_ick 109714285 1
mpu_wdt_fck 32000 1
mpu_wdt_ick 109714285 1
gpios_fck 32000 1
gpios_ick 109714285 1
uart3_fck 48000000 0
uart3_ick 109714285 0
uart2_fck 48000000 0
uart2_ick 109714285 0
uart1_fck 48000000 0
uart1_ick 109714285 0
mcspi_fck 48000000 0
mcspi_ick 109714285 0
mcspi_fck 48000000 0
mcspi_ick 109714285 0
mcbsp2_fck 96000000 0
mcbsp2_ick 109714285 0
mcbsp1_fck 96000000 0
mcbsp1_ick 109714285 0
gpt12_fck 32000 0
gpt12_ick 109714285 0
gpt11_fck 32000 0
gpt11_ick 109714285 0
gpt10_fck 32000 0
gpt10_ick 109714285 0
gpt9_fck 32000 0
gpt9_ick 109714285 0
gpt8_fck 32000 0
gpt8_ick 109714285 0
gpt7_fck 32000 0
gpt7_ick 109714285 0
gpt6_fck 32000 0
gpt6_ick 109714285 0
gpt5_fck 32000 1
gpt5_ick 109714285 1
gpt4_fck 32000 0
gpt4_ick 109714285 0
gpt3_fck 32000 0
gpt3_ick 109714285 0
gpt2_fck 32000 0
gpt2_ick 109714285 0
gpt1_fck 32000 1
gpt1_ick 109714285 1
virt_prcm_set 0 0
ssi_l4_ick 109714285 0
l4_ck 109714285 10
usb_l4_ick 54857142 0
ssi_fck 219428571 0
core_l3_ck 109714285 1
dss_54m_fck 54000000 0
dss2_fck 19200000 0
dss1_fck 109714285 0
dss_ick 109714285 1
gfx_ick 109714285 0
gfx_2d_fck 109714285 0
gfx_3d_fck 109714285 0
iva1_mpu_int_ifck 54857142 0
iva1_ifck 109714285 0
dsp_fck 219428571 2
dsp_ick 109714285 1
mpu_ck 329142857 0
emul_ck 54000000 1
sys_clkout2 32000000 1
sys_clkout 54000000 0
ck_wdt1_osc 19200000 0
func_12m_ck 12000000 0
func_48m_ck 48000000 0
func_96m_ck 96000000 2
sleep_ck 32000 0
core_ck 658285714 2
func_54m_ck 54000000 1
apll54_ck 54000000 2
apll96_ck 96000000 2
dpll_ck 658285714 1
alt_ck 54000000 0
sys_ck 19200000 3
osc_ck 19200000 1
func_32k_ck 32000 4
_______________________________________________
maemo-developers mailing list
maemo-developers@maemo.org
https://maemo.org/mailman/listinfo/maemo-developers

Reply via email to