Am 18.06.21 um 16:31 schrieb Daniel Vetter:
[SNIP]
And that drivers choose to ignore the exclusive fence is an absolutely
no-go from a memory management and security point of view. Exclusive
access means exclusive access. Ignoring that won't work.
Yeah, this is why I've been going all over the place about lifting
ttm_bo->moving to dma_resv. And also that I flat out don't trust your
audit, if you havent found these drivers then very clearly you didn't
audit much at all :-)
I just didn't though that anybody could be so stupid to allow such a
thing in.
The only thing which saved us so far is the fact that drivers doing this
are not that complex.
BTW: How does it even work? I mean then you would run into the same
problem as amdgpu with its page table update fences, e.g. that your
shared fences might signal before the exclusive one.
So we don't ignore any fences when we rip out the backing storage.
And yes there's currently a bug in all these drivers that if you set
both the "ignore implicit fences" and the "set the exclusive fence"
flag, then we just break this. Which is why I think we want to have a
dma_fence_add_shared_exclusive() helper extracted from your amdgpu
code, which we can then use everywhere to plug this.
Daniel are you realizing what you are talking about here? Does that also
apply for imported DMA-bufs?
If yes than that is a security hole you can push an elephant through.
Can you point me to the code using that?
For dma-buf this isn't actually a problem, because dma-buf are pinned. You
can't move them while other drivers are using them, hence there's not
actually a ttm_bo->moving fence we can ignore.
p2p dma-buf aka dynamic dma-buf is a different beast, and i915 (and fwiw
these other drivers) need to change before they can do dynamic dma-buf.
Otherwise we have an information leak worth a CVE and that is certainly not
something we want.
Because yes otherwise we get a CVE. But right now I don't think we have
one.
Yeah, agree. But this is just because of coincident and not because of
good engineering :)
Well the good news is that I think we're now talking slightly less
past each another than the past few weeks :-)
We do have a quite big confusion on what exactly the signaling ordering is
supposed to be between exclusive and the collective set of shared fences,
and there's some unifying that needs to happen here. But I think what
Jason implements here in the import ioctl is the most defensive version
possible, so really can't break any driver. It really works like you have
an ad-hoc gpu engine that does nothing itself, but waits for the current
exclusive fence and then sets the exclusive fence with its "CS" completion
fence.
That's imo perfectly legit use-case.
The use case is certainly legit, but I'm not sure if merging this at the
moment is a good idea.
Your note that drivers are already ignoring the exclusive fence in the
dma_resv object was eye opening to me. And I now have the very strong
feeling that the synchronization and the design of the dma_resv object
is even more messy then I thought it is.
To summarize we can be really lucky that it didn't blow up into our
faces already.
I don't think there was that much luck involved (ok I did find a
possible bug in i915 already around cpu cache flushing) - for SoC the
exclusive slot in dma_resv really is only used for implicit sync and
nothing else. The fun only starts when you throw in pipelined backing
storage movement.
I guess this also explains why you just seemed to ignore me when I was
asking for a memory management exclusive fence for the p2p stuff, or
some other way to specifically handling movements (like ttm_bo->moving
or whatever it is). From my pov we clearly needed that to make p2p
dma-buf work well enough, mixing up the memory management exclusive
slot with the implicit sync exclusive slot never looked like a bright
idea to me.
I think at least we now have some understanding here.
Well to be honest what you have just told me means that i915 is
seriously broken.
Ignoring the exclusive fence on an imported DMA-buf is an absolutely
*NO-GO* even without P2P.
What you have stitched together here allows anybody to basically read
any memory on the system with both i915 and nouveau, radeon or amdgpu.
We need to fix that ASAP!
Regards,
Christian.
Same for the export one. Waiting for a previous snapshot of implicit
fences is imo perfectly ok use-case and useful for compositors - client
might soon start more rendering, and on some drivers that always results
in the exclusive slot being set, so if you dont take a snapshot you
oversync real bad for your atomic flip.
The export use case is unproblematic as far as I can see.
Those changes are years in the past. If we have a real problem here (not sure
on
that yet), then we'll have to figure out how to fix it without nuking
uAPI.
Well, that was the basic idea of attaching flags to the fences in the
dma_resv object.
In other words you clearly denote when you have to wait for a fence before
accessing a buffer or you cause a security issue.
Replied somewhere else, and I do kinda like the flag idea. But the problem
is we first need a ton more encapsulation and review of drivers before we
can change the internals. One thing at a time.
Ok how should we then proceed?
The large patch set I've send out to convert all users of the shared
fence list to a for_each API is a step into the right direction I think,
but there is still a bit more todo.
Yeah I had noted that as "need to review". But I think we should be
even more aggressive with encapsulation (at least where it doesn't
matter that much from a perf pov). Like my suggestion for dma_buf_poll
to not open-code the entire dance, but just use a snapshot thing. But
I'll check out next week what you cooked up with the iterator.
And yes for amdgpu this gets triple-hard because you both have the
ttm_bo->moving fence _and_ the current uapi of using fence ownership _and_
you need to figure out how to support vulkan properly with true opt-in
fencing.
Well I have been pondering on that for a bit and I came to the
conclusion that it is actually not a problem at all.
See radeon, nouveau, msm etc... all implement functions that they don't
wait for fences from the same timeline, context, engine. That amdgpu
doesn't wait for fences from the same process can be seen as just a
special case of this.
Oh that part isn't a fundamental design issue, internally you can do
whatever uapi you want. All I meant to say is because you currently
have this uapi, but not yet flags to control things more explicitly,
it's going to be more tricky code for amdgpu than for other drivers to
keep it all working. But not impossible, just more code.
I'm pretty sure it's doable, I'm just not finding any time
anywhere to hack on these patches - too many other fires :-(
Well I'm here. Let's just agree on the direction and I can do the coding.
What I need help with is all the auditing. For example I still haven't
wrapped my head around how i915 does the synchronization.
Yeah the auditing is annoying, and i915 is definitely butchered in
some ways. I'm currently screaming at silly bugs in the i915
relocation code (it was tuned a bit more than makes sense, and
acquired a pile of bugs due to that), but after that I should have
time to refresh the old series. That one audits the setting of
dma_resv fences fully, and I half-started with the
dependency/scheduler side too. There's going to be a few fixed needed
there.
-Daniel
Best regards,
Christian.
Cheers, Daniel
Christian.
--Jason
Regards,
Christian.
Am 10.06.21 um 23:09 schrieb Jason Ekstrand:
Modern userspace APIs like Vulkan are built on an explicit
synchronization model. This doesn't always play nicely with the
implicit synchronization used in the kernel and assumed by X11 and
Wayland. The client -> compositor half of the synchronization isn't too
bad, at least on intel, because we can control whether or not i915
synchronizes on the buffer and whether or not it's considered written.
The harder part is the compositor -> client synchronization when we get
the buffer back from the compositor. We're required to be able to
provide the client with a VkSemaphore and VkFence representing the point
in time where the window system (compositor and/or display) finished
using the buffer. With current APIs, it's very hard to do this in such
a way that we don't get confused by the Vulkan driver's access of the
buffer. In particular, once we tell the kernel that we're rendering to
the buffer again, any CPU waits on the buffer or GPU dependencies will
wait on some of the client rendering and not just the compositor.
This new IOCTL solves this problem by allowing us to get a snapshot of
the implicit synchronization state of a given dma-buf in the form of a
sync file. It's effectively the same as a poll() or I915_GEM_WAIT only,
instead of CPU waiting directly, it encapsulates the wait operation, at
the current moment in time, in a sync_file so we can check/wait on it
later. As long as the Vulkan driver does the sync_file export from the
dma-buf before we re-introduce it for rendering, it will only contain
fences from the compositor or display. This allows to accurately turn
it into a VkFence or VkSemaphore without any over- synchronization.
This patch series actually contains two new ioctls. There is the export
one mentioned above as well as an RFC for an import ioctl which provides
the other half. The intention is to land the export ioctl since it seems
like there's no real disagreement on that one. The import ioctl, however,
has a lot of debate around it so it's intended to be RFC-only for now.
Mesa MR:
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Fgitlab.freedesktop.org%2Fmesa%2Fmesa%2F-%2Fmerge_requests%2F4037&data=04%7C01%7Cchristian.koenig%40amd.com%7C841231ea3c6e43f2141208d93265bfe7%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637596234879170817%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&sdata=kDEQr7d7fbba6938tZoERXN6hlOyKMdVjgY5U4ux4iI%3D&reserved=0
IGT tests:
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpatchwork.freedesktop.org%2Fseries%2F90490%2F&data=04%7C01%7Cchristian.koenig%40amd.com%7C841231ea3c6e43f2141208d93265bfe7%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637596234879170817%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&sdata=MM5c55nspWbUxzajqBv1iNHdz2TYAImG2XPOSnDE6qQ%3D&reserved=0
v10 (Jason Ekstrand, Daniel Vetter):
- Add reviews/acks
- Add a patch to rename _rcu to _unlocked
- Split things better so import is clearly RFC status
v11 (Daniel Vetter):
- Add more CCs to try and get maintainers
- Add a patch to document DMA_BUF_IOCTL_SYNC
- Generally better docs
- Use separate structs for import/export (easier to document)
- Fix an issue in the import patch
v12 (Daniel Vetter):
- Better docs for DMA_BUF_IOCTL_SYNC
v12 (Christian König):
- Drop the rename patch in favor of Christian's series
- Add a comment to the commit message for the dma-buf sync_file export
ioctl saying why we made it an ioctl on dma-buf
Cc: Christian König <christian.koe...@amd.com>
Cc: Michel Dänzer <mic...@daenzer.net>
Cc: Dave Airlie <airl...@redhat.com>
Cc: Bas Nieuwenhuizen <b...@basnieuwenhuizen.nl>
Cc: Daniel Stone <dani...@collabora.com>
Cc: mesa-dev@lists.freedesktop.org
Cc: wayland-de...@lists.freedesktop.org
Test-with: 20210524205225.872316-1-ja...@jlekstrand.net
Christian König (1):
dma-buf: Add dma_fence_array_for_each (v2)
Jason Ekstrand (5):
dma-buf: Add dma_resv_get_singleton (v6)
dma-buf: Document DMA_BUF_IOCTL_SYNC (v2)
dma-buf: Add an API for exporting sync files (v12)
RFC: dma-buf: Add an extra fence to dma_resv_get_singleton_unlocked
RFC: dma-buf: Add an API for importing sync files (v7)
Documentation/driver-api/dma-buf.rst | 8 ++
drivers/dma-buf/dma-buf.c | 103 +++++++++++++++++++++++++
drivers/dma-buf/dma-fence-array.c | 27 +++++++
drivers/dma-buf/dma-resv.c | 110 +++++++++++++++++++++++++++
include/linux/dma-fence-array.h | 17 +++++
include/linux/dma-resv.h | 2 +
include/uapi/linux/dma-buf.h | 103 ++++++++++++++++++++++++-
7 files changed, 369 insertions(+), 1 deletion(-)
_______________________________________________
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Fmesa-dev&data=04%7C01%7Cchristian.koenig%40amd.com%7C841231ea3c6e43f2141208d93265bfe7%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637596234879170817%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&sdata=iA%2B3ZezHwlfjMMpkf3bVX8M0HUk3lVDm%2F476G1S8yZI%3D&reserved=0
_______________________________________________
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/mesa-dev
