Hongyu Wang writes:
> CC'd Richard for ccmp part as previously it is added only for aarch64.
> The original logic will not interrupted since if
> aarch64_gen_ccmp_first succeeded, aarch64_gen_ccmp_next will also
> success, the cmp/fcmp and ccmp/fccmp supports
On Wed, 5 Jun 2024, Tamar Christina wrote:
> > -Original Message-
> > From: Richard Biener
> > Sent: Wednesday, June 5, 2024 9:07 AM
> > To: Manolis Tsamis
> > Cc: gcc-patches@gcc.gnu.org; Christoph Müllner
> > ;
> > Kewen . Lin ; Philipp Toms
ine for
insn_cost-based calculations. It has two (supposed) advantages:
it caches the old costs, and it takes execution frequency into
account when optimising for speed.
The comment is out of date though. The name of the routine is
changes_are_worthwhile rather than change_is_worthwhile. Co
opname_1[20];
> + char opname_2[20];
> + gen_opname (opname_0, 0);
> +
> + fprintf_indent (f, indent,
> +"tree %s = build2 (gimple_cond_code (_ct_%d), "
> +"boolean_type_node, _cond_lhs_%d, _cond_rhs_%d);\n",
> +opname_0, depth, depth,
Evgeny Karpov writes:
> Richard and Uros, could you please review the changes for v2?
> Additionally, we have detected an issue with GCC GC in winnt-dll.cc. The fix
> will be included in v2.
Would it be possible to have a more "purposeful" name than
CMODEL_IS_NOT_LARGE_OR_
icit enum
and open-coding each case?
Another general note is that trying (and then undo on fail) such ticks
eats at the discovery limit we have in place to avoid exponential run-off
in exactly this degenerate cases.
Thanks,
Richard.
> This targets the vectorization of the SPEC2017 x264
n email to devel-le...@lists.fedoraproject.org
> Fedora Code of Conduct:
> https://docs.fedoraproject.org/en-US/project/code-of-conduct/
> List Guidelines: https://fedoraproject.org/wiki/Mailing_list_guidelines
> List Archives:
> https://lists.fedoraproject.org/archives/list/deve
On Tue, Jun 4, 2024 at 10:31 PM Qing Zhao wrote:
>
>
>
> > On Jun 4, 2024, at 03:43, Richard Biener wrote:
> >
> > On Mon, Jun 3, 2024 at 4:48 PM David Malcolm wrote:
> >>
> >> On Mon, 2024-06-03 at 08:29 +0200, Richard Biener wrote:
> >>>
k 2, loop depth 0
> ;;pred: ENTRY
> _6 = .SAT_SUB (x_4(D), y_5(D)); [tail call]
> return _6;
> ;;succ: EXIT
> }
>
> The below tests are running for this patch:
> *. The riscv fully regression tests.
> *. The x86 bootstrap tests.
> *. Th
On Tue, 4 Jun 2024, Thomas Schwinge wrote:
> Hi!
>
> On 2011-01-10T13:56:06+0100, Richard Guenther wrote:
> > On Sun, 9 Jan 2011, Jan Hubicka wrote:
> >> On 2011-01-09T07:24:57-0800, "H.J. Lu" wrote:
> >> > On Sat, Jan 8, 2011 at 5:01 PM, Jan Hubi
The single-lane case isn't different from non-SLP, no re-association
implied. But the transform stage cannot handle a conditional reduction
op which isn't checked during analysis - this makes it work, exercised
with a single-lane non-reduction-chain by gcc.target/i386/pr112464.c
*
The following makes double reduction vectorization work when
using (single-lane) SLP vectorization.
* tree-vect-loop.cc (vect_analyze_scalar_cycles_1): Queue
double reductions in LOOP_VINFO_REDUCTIONS.
(vect_create_epilog_for_reduction): Remove asserts disabling
The following enables single-lane COND_REDUCTION vectorization.
* tree-vect-loop.cc (vect_create_epilog_for_reduction):
Adjust for single-lane COND_REDUCTION SLP vectorization.
(vectorizable_reduction): Likewise.
(vect_transform_cycle_phi): Likewise.
---
Allow one-lane SLP but for the case where we need to swap the arms.
* tree-vect-stmts.cc (vectorizable_condition): Allow
single-lane SLP, but not when we need to swap then and
else clause.
---
gcc/tree-vect-stmts.cc | 6 +-
1 file changed, 5 insertions(+), 1
cs/mesa/files/0001-Revert-meson-do-not-pull-in-clc-for-clover.patch
It does sound complicated, I'm afraid I don't have any specific advice
but avoiding a rust dependency would be nice if we can and requiring
clang would be much more problematic.
Cheers,
Richard
-=-=-=-=-=-=-=-=-=-=-=-
Links: You
ssue, and happy git pushing resumed.
>
> But how do I fix this so that the next apache update doesn't clobber this?
>
Copy the file to /etc/systemd/system and it will override the package
provided file in /lib/systemd/system
Thanks,
Richard
--
__
Branch: refs/heads/main
Home: https://github.com/WebKit/WebKit
Commit: 7b3437ee1d1a10ad097c60b3d602dc956e153196
https://github.com/WebKit/WebKit/commit/7b3437ee1d1a10ad097c60b3d602dc956e153196
Author: Richard Robinson
Date: 2024-06-04 (Tue, 04 Jun 2024)
Changed paths
Branch: refs/heads/staging
Home: https://github.com/qemu/qemu
Commit: 0b7ca10a059089caef535e86c6523991240e5f29
https://github.com/qemu/qemu/commit/0b7ca10a059089caef535e86c6523991240e5f29
Author: Si-Wei Liu
Date: 2024-05-27 (Mon, 27 May 2024)
Changed paths:
M
warnings, 79 lines checked
Misc HW & accelerators patch queue
- Use async exit in debugexit model (Thomas)
- Fixed bug reading xlnx_dpdma descriptor (Peter)
- Initialise plugin state before vCPU/thread creation (Alex)
- Few sprintf() calls rem
e sprintf() by snprintf()
sprintf() is deprecated on Darwin since macOS 13.0 / XCode 14.1,
resulting in painful developper experience. Use snprintf() instead.
Signed-off-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Reviewed-by: Peter Maydell
Message-Id: <20240411104340.6617-9-phi...@linaro.
. This could be fixed within bitbake or it could be fixed
within the SDK environment. This patch does the latter for now. We
really need to improve openssl relocation within the SDK in general.
Fixing this has become more urgent to fix failing builds in automated
testing.
Signed-off-by: Richard Purdie
Richard Zowalla created OWB-1441:
Summary: Adding a User-defined Interceptor Bean via CDI Extension
fails due to missing no-arg constructor
Key: OWB-1441
URL: https://issues.apache.org/jira/browse/OWB-1441
Richard Biener writes:
> The following emulates classical interleaving for SLP load permutes
> that we are unlikely handling natively. This is to handle cases
> where interleaving (or load/store-lanes) is the optimal choice for
> vectorizing even when we are doing that within SLP.
e sprintf() by snprintf()
sprintf() is deprecated on Darwin since macOS 13.0 / XCode 14.1,
resulting in painful developper experience. Use snprintf() instead.
Signed-off-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Reviewed-by: Peter Maydell
Message-Id: <20240411104340.6617-9-phi...@linaro.
On 6/4/24 02:37, Jason Wang wrote:
The following changes since commit 3ab42e46acf867c45bc929fcc37693e327a35a24:
Merge tag 'pull-ufs-20240603' ofhttps://gitlab.com/jeuk20.kim/qemu into
staging (2024-06-03 08:18:14 -0500)
are available in the Git repository at:
us patches, and overall,
the 'system' source set should be used like in pre-'eBPF blob' patches.
Signed-off-by: Andrew Melnychenko
Signed-off-by: Jason Wang
Commit: 6e47f7cfcd78ed8e6f192cb0a4c61f209d0c2aaf
https://github.com/qemu/qemu/commit/6e47f7cfcd78ed8e6f192cb0a4c61f209d0c2aaf
Auth
This WG does not get to decide which hybrids will exist or be standardized,
unless it has implications on the TLS protocol, which it does not.
--RLB
On Tue, Jun 4, 2024 at 2:51 PM Salz, Rich wrote:
> I urge the chairs to call cloture on this thread. There is nothing
> relevant for the working
hanges are not present in the older revRotatePolygonOld command
listed just below it.
--
Richard Gaskin
FourthWorld.com
___
use-livecode mailing list
use-livecode@lists.runrev.com
Please visit this url to subscribe, unsubscribe and manage your subscription
prefe
g
relevant for the working group here.
--Richard
On Tue, Jun 4, 2024 at 7:03 AM Dennis Jackson wrote:
> On 03/06/2024 17:25, D. J. Bernstein wrote:
>
> I'm still puzzled as to what led to the statement that I quoted at the
> beginning:
>
>P 256 is the most popular curve in t
Wilco Dijkstra writes:
> Hi Richard,
>
> I've reworded the commit message a bit:
>
> The CPU features initialization code uses CPUID registers (rather than
> HWCAP). The equality comparisons it uses are incorrect: for example FEAT_SVE
> is not set if SVE2 is ava
On 6/4/24 11:55, Sergio Celani wrote:
Dear community,
Many thanks for the new release of LyX. I have been using it
extensively and without any problems.
Thanks! Good to know.
I am currently writing an article for a Springer journal and I am
required to use the Springer Nature LaTeX
us patches, and overall,
the 'system' source set should be used like in pre-'eBPF blob' patches.
Signed-off-by: Andrew Melnychenko
Signed-off-by: Jason Wang
Commit: 6e47f7cfcd78ed8e6f192cb0a4c61f209d0c2aaf
https://github.com/qemu/qemu/commit/6e47f7cfcd78ed8e6f192cb0a4c61f209d0c2aaf
Auth
On 6/3/24 09:21, Eric Blake wrote:
The following changes since commit 3b2fe44bb7f605f179e5e7feb2c13c2eb3abbb80:
Merge tag 'pull-request-2024-05-29' ofhttps://gitlab.com/thuth/qemu into
staging (2024-05-29 08:38:20 -0700)
are available in the Git repository at:
On 6/3/24 09:21, Eric Blake wrote:
The following changes since commit 3b2fe44bb7f605f179e5e7feb2c13c2eb3abbb80:
Merge tag 'pull-request-2024-05-29' ofhttps://gitlab.com/thuth/qemu into
staging (2024-05-29 08:38:20 -0700)
are available in the Git repository at:
rom 2-clause BSD to GPLv2.
CC: qemu-sta...@nongnu.org
CC: "Richard W.M. Jones"
Signed-off-by: Eric Blake
Message-ID: <20240531180639.1392905-6-ebl...@redhat.com>
Reviewed-by: Daniel P. Berrangé
Commit: 121e47c8bff8013bdce1ae2ae79bd2e16260c512
htt
> Am 04.06.2024 um 16:56 schrieb Michael Matz :
>
> Hello,
>
> On Sat, 1 Jun 2024, Richard Biener via Gcc wrote:
>
>>>>> You have a pointer how to define a target optab? I looked into optabs
>>>>> code but found no appropriate hook. F
I was interested to see Mayor Stoner (Parley Baer) in the Delta Quadrant on the
1996 episode of Star Trek: Voyager entitled "Sacred Ground." Mayberry folk are
liable to turn up anywhere.
Richard Sargent
___
WBMUTBB mailing li
On 6/4/24 04:58, Pavel Sanda wrote:
On Tue, Jun 04, 2024 at 10:29:55AM +0200, Jean-Marc Lasgouttes wrote:
Le 04/06/2024 ?? 10:14, Pavel Sanda a écrit :
Sorry for my ignorance, what is the '~' in ~S supposed to mean?
Ignore Shift state?
I see we use it like crazy in aqua.bind and bunch of other
commit e0cd7c0129cb410b886e2314b25547610bfa7110
Author: Richard Kimberly Heck
Date: Tue Jun 4 11:25:58 2024 -0400
Update README
---
README | 18 +-
1 file changed, 9 insertions(+), 9 deletions(-)
diff --git a/README b/README
index 3d8da5aeea..aa30c75d21 100644
commit 90ab21e0e998ff9780bc9f475718a4af2a8361ef
Author: Richard Kimberly Heck
Date: Sun Jun 2 14:12:23 2024 -0400
Fix table crash reported on Windows.
(cherry picked from commit 3e796c680a11593bd09433be22bec45dcfe0d7a7)
---
src/insets/InsetTabular.cpp | 14 --
1 file
On Tue, 2024-06-04 at 16:23 +0200, Quentin Schulz via
lists.openembedded.org wrote:
> Hi all,
>
> The title is misleading, this isn't for mesa but for linux-firmware.
>
> I know this has been reverted in master-next
has it? :/
I don't see that...
C
On 6/4/24 01:43, Paolo Bonzini wrote:
The legacy SCSI passthrough functionality has never been enabled for
VIRTIO 1.0 and was deprecated more than four years ago.
Get rid of it---almost, because QEMU is advertising it unconditionally
for legacy virtio-blk devices. Just parse the header and
ppen directly in vect_lower_load_permutations?
Thanks,
Richard.
* tree-vect-slp.cc (vllp_cmp): New function.
(vect_lower_load_permutations): Likewise.
(vect_analyze_slp): Call it.
---
gcc/tree-vect-slp.cc | 279 +++
1 file changed, 2
On 6/4/24 09:10, Paolo Bonzini wrote:
On Tue, Jun 4, 2024 at 3:49 PM Richard Henderson
wrote:
Oh, based on the next patch, it would appear that PAUSE does not single-step
properly
because it sets EXCP_INTERRUPT, and end-of-insn single-step depends on
exception_index ==
-1. I'm thinking
-
1 file changed, 1 insertion(+), 1 deletion(-)
Reviewed-by: Richard Henderson
r~
-by: Richard Henderson
r~
EBP (aka INT1).
+ */
raise_exception(env, EXCP01_DB);
} else {
cpu_loop_exit_noexc(cs);
Should be fixable with some sort of state machine initiated with
TCGCPUOps.debug_check_watchpoint, but not easy.
Acked-by: Richard Henderson
r~
Perhaps place as static inline in helper-tcg.h?
Either way,
Reviewed-by: Richard Henderson
r~
On 6/4/24 08:44, Richard Henderson wrote:
On 6/4/24 02:18, Paolo Bonzini wrote:
PAUSE uses DISAS_NORETURN because the corresponding helper
calls cpu_loop_exit(). However, while HLT clear HF_INHIBIT_IRQ_MASK
to correctly handle "STI; HLT", the same is missing from PAUSE.
And al
t;
> Bootstrapped/regtested on x86_64-linux and i686-linux, ok for trunk?
OK.
Richard.
> 2024-06-04 Jakub Jelinek
>
> PR tree-optimization/115337
> * fold-const.cc (tree_call_nonnegative_warnv_p): Handle
> CASE_CFN_CTZ like CASE_CFN_CLZ.
>
> ---
On Tue, 4 Jun 2024, Jakub Jelinek wrote:
> Hi!
>
> While looking into PR115337, I've spotted some badly formatted code,
> which the following patch fixes.
>
> Bootstrapped/regtested on x86_64-linux and i686-linux, ok for trunk?
Looks obvious to me.
Richard.
> 2024
after the halt
is finished.
Signed-off-by: Paolo Bonzini
---
target/i386/tcg/sysemu/misc_helper.c | 2 +-
target/i386/tcg/sysemu/seg_helper.c | 17 ++---
2 files changed, 15 insertions(+), 4 deletions(-)
Reviewed-by: Richard Henderson
r~
otstrapped/regtested on x86_64-linux and i686-linux, ok for trunk and 14?
OK.
Thanks,
Richard.
> For 13 and earlier, we can't use the testcase and the fold-const.cc change
> would need to differentiate between __builtin_clz* vs. .CLZ and in the
> latter case look at CLZ_DEFINED_VALUE_AT_ZERO.
&
oid gen_PAUSE(...)
{
helper_cpu_exit(tcg_env);
s->base.is_jmp = DISAS_EOB_NEXT;
}
to keep from replicating gen_eob?
Anyway, this is correct, so,
Reviewed-by: Richard Henderson
r~
---
target/i386/tcg/sysemu/svm_helper.c | 46 +
target/i386/tcg/translate.c | 5
2 files changed, 38 insertions(+), 13 deletions(-)
Reviewed-by: Richard Henderson
r~
EAT_PREDRES system register check
as well.
> (__init_cpu_features_resolver): Use atomic load for correct
> initialization.
> (__init_cpu_features): Likewise.
Thanks,
Richard
>
> ---
>
> diff --git a/libgcc/config/aarch64/cpu
unit-tests.
Signed-off-by: Paolo Bonzini
---
target/i386/tcg/sysemu/svm_helper.c | 25 +++--
1 file changed, 15 insertions(+), 10 deletions(-)
Reviewed-by: Richard Henderson
r~
, 12 insertions(+)
Reviewed-by: Richard Henderson
r~
strap test.
> * The x86 fully regression test.
> * The riscv fully regression test.
Sorry if we have discussed this last year already - is there anything wrong
with using a gather/scatter with a VEC_SERIES gimple/rtl def for the offset?
Richard.
> gcc/ChangeLog:
>
> *
uperseded.
The sub-project can easily be brought back if there is somebody who would like
to take
over maintainership.
Best,
-- Richard
single defuse-cycle optimized and fold-left reductions go
> >> + through their own vectorizable_* routines. */
> >> + if ((!single_defuse_cycle && reduction_type != FOLD_LEFT_REDUCTION)
> >> + || lane_reducing)
>
> >
> > So single-def-use-cy
The io, cap_bounds and filecaps groups were removed in latest version
of ltp. Tweak the test class to match.
Signed-off-by: Richard Purdie
---
meta/lib/oeqa/runtime/cases/ltp.py | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/meta/lib/oeqa/runtime/cases/ltp.py
b/meta/lib
https://gcc.gnu.org/g:a1fb76e041740e7dd8cdf71dff3ae7aa31b3ea9b
commit r11-11468-ga1fb76e041740e7dd8cdf71dff3ae7aa31b3ea9b
Author: Richard Sandiford
Date: Tue Jun 4 13:47:36 2024 +0100
rtl-ssa: Fix -fcompare-debug failure [PR100303]
This patch fixes an oversight in the handling
https://gcc.gnu.org/g:66d01cc3f4a248ccc471a978f0bfe3615c3f3a30
commit r11-11467-g66d01cc3f4a248ccc471a978f0bfe3615c3f3a30
Author: Richard Sandiford
Date: Tue Jun 4 13:47:35 2024 +0100
rtl-ssa: Extend m_num_defs to a full unsigned int [PR108086]
insn_info tried to save space
https://gcc.gnu.org/g:95e4252f53bc0e5b66a200c611fd2c9f6f7f2a62
commit r11-11466-g95e4252f53bc0e5b66a200c611fd2c9f6f7f2a62
Author: Richard Sandiford
Date: Tue Jun 4 13:47:35 2024 +0100
vect: Tighten vect_determine_precisions_from_range [PR113281]
This was another PR caused
https://gcc.gnu.org/g:741ea10418987ac02eb8e680f2946a6e5928eb23
commit r11-11465-g741ea10418987ac02eb8e680f2946a6e5928eb23
Author: Richard Sandiford
Date: Tue Jun 4 13:47:34 2024 +0100
vect: Fix access size alignment assumption [PR115192]
create_intersect_range_checks checks
run the
right tests?
If we want to test both the systemd and non-systemd cases we could add
a second test to selftest instead which covers this?
Cheers,
Richard
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#200332):
https://lists.openembedded
On Tue, 2024-06-04 at 13:45 +0200, Etienne Cordonnier wrote:
> Thanks Richard, this is helpful.
> This shows that test_systemd_coredump_minidebuginfo is skipped / not
> executed, so I'm quite sure the test is still failing in CI as you
> had reported in December. I've sent a patch t
On Tue, 4 Jun 2024, Andre Vieira (lists) wrote:
> Hi,
>
> We got a question as to whether GCC had something similar to llvm's pragma
> clang loop interleave_count(N), see
> https://clang.llvm.org/docs/LanguageExtensions.html#extensions-for-loop-hint-optimizations
>
> I did a quick hack, using
The RH pressure calculator is enlightening. On my Clem I run Simworks Homage 55mm tires with tubes. I normally have them at 25-30psi which is pretty much in line with RH as is the 30-35psi range when loaded for a Sub24. I’ve been toying with giving the 43 Homage a try as I am going off road less
er this:
https://git.yoctoproject.org/poky/commit/?id=652e3028d9763aef318ff4587f2c21a8b280003f
The copy_unitaskhashes code is really problematic within bitbake and
was a horrible hack/workaround anyway so it needs to be removed.
Cheers,
Richard
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messa
++-
target/i386/tcg/emit.c.inc | 20
6 files changed, 25 insertions(+), 25 deletions(-)
Reviewed-by: Richard Henderson
+static void decode_90(DisasContext *s, CPUX86State *env, X86OpEntry *entry,
uint8_t *b)
+{
+static X86OpEntry pause = X86_OP_ENTRY0(PAUSE, svm
Hi,
personally, I would favor 17 as a baseline for now.
Might be less confusing for people in the EE-verse as it it would be roughly
aligned with the EE spec java version.
Gruß
r
> Am 04.06.2024 um 12:33 schrieb Mark Struberg :
>
> hi!
>
> I did start to work on moving Meecrowave to natively
Bonzini
---
target/i386/tcg/seg_helper.c | 49
target/i386/tcg/translate.c | 8 ++
2 files changed, 52 insertions(+), 5 deletions(-)
Acked-by: Richard Henderson
r~
| 2 +-
target/i386/tcg/sysemu/misc_helper.c | 13 ++---
target/i386/tcg/decode-new.c.inc | 4 ++--
target/i386/tcg/emit.c.inc | 4 ++--
4 files changed, 7 insertions(+), 16 deletions(-)
Reviewed-by: Richard Henderson
r~
nfo.h
M util/cpuinfo-i386.c
Log Message:
---
host/i386: nothing looks at CPUINFO_SSE4
The only user was the SSE4.1 variant of buffer_is_zero, which has
been removed; code to compute CPUINFO_SSE4 is dead.
Reviewed-by: Philippe Mathieu-Daudé
Reviewed-by: Richard Henderson
Sign
On 6/3/24 06:16, Alistair Francis wrote:
The following changes since commit 74abb45dac6979e7ff76172b7f0a24e869405184:
Merge tag 'pull-target-arm-20240531'
ofhttps://git.linaro.org/people/pmaydell/qemu-arm into staging (2024-05-31
11:10:10 -0700)
are available in the Git repository at:
g mtval/stval in this scenario is optional, but some softwares read
these regs when handling ebreaks.
Write 'badaddr' in all ebreak breakpoints to write the appropriate
'tval' during riscv_do_cpu_interrrupt().
Signed-off-by: Daniel Henrique Barboza
Reviewed-by: Alistair Francis
Reviewed-by: LIU Zhiwei
/builds/4897
https://autobuilder.yoctoproject.org/typhoon/#/builders/117/builds/4898
https://autobuilder.yoctoproject.org/typhoon/#/builders/117/builds/4899
https://autobuilder.yoctoproject.org/typhoon/#/builders/117/builds/4900
They all failed.
Cheers,
Richard
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all m
Fri, 9 Feb 2018 17:37:48 +0200
> Subject: [PATCH] Test patch here!
>
> This is an invalid patch used by oe-selftest
> +
> +Upstream-Status: Pending
> ---
> README | 1 +
> 1 file changed, 1 insertion(+)
>
"Pending" implies we're going to do something wit
https://gcc.gnu.org/g:d93353e6423ecaaae9fa47d0935caafd9abfe4de
commit r15-1006-gd93353e6423ecaaae9fa47d0935caafd9abfe4de
Author: Richard Biener
Date: Fri Feb 23 11:45:50 2024 +0100
Do single-lane SLP discovery for reductions
The following performs single-lane SLP discovery
https://gcc.gnu.org/g:0592000aeed84d47040946a125154b3c46d7c84f
commit r15-1005-g0592000aeed84d47040946a125154b3c46d7c84f
Author: Richard Biener
Date: Mon May 27 14:40:27 2024 +0200
Avoid inserting after a GIMPLE_COND with SLP and early break
When vectorizing an early break loop
https://gcc.gnu.org/g:c7627054b9ee2ded8a22340a6a09bf9786afcafa
commit r12-10493-gc7627054b9ee2ded8a22340a6a09bf9786afcafa
Author: Andrew Pinski
Date: Fri Feb 16 10:55:43 2024 -0800
c++: Add testcase for this PR [PR97990]
This testcase was fixed by r14-5934-gf26d68d5d128c8 but we
https://gcc.gnu.org/g:b46486ef0316240eb3c173bda062b52333507e03
commit r12-10492-gb46486ef0316240eb3c173bda062b52333507e03
Author: Richard Biener
Date: Tue Nov 28 12:36:21 2023 +0100
middle-end/112732 - stray TYPE_ALIAS_SET in type variant
The following fixes a stray
https://gcc.gnu.org/g:8f6d889a8e609710ecfd555778fbff602b2c7d74
commit r12-10491-g8f6d889a8e609710ecfd555778fbff602b2c7d74
Author: Richard Biener
Date: Mon Jun 26 12:51:37 2023 +0200
tree-optimization/110381 - preserve SLP permutation with in-order reductions
The following fixes
https://gcc.gnu.org/g:db0f236aa1c30f703ff564960bd9f3dbd747ea7b
commit r12-10490-gdb0f236aa1c30f703ff564960bd9f3dbd747ea7b
Author: Richard Biener
Date: Wed Feb 14 12:33:13 2024 +0100
tree-optimization/113910 - huge compile time during PTA
For the testcase in PR113910 we spend
having PROMOTE_MODE
for vectors). You may want to look how x86 implements MMX-with-SSE
(aka 8 byte vectors within 16 byte SSE regs).
In particular there's no generic middle-end support for "lowering" V2SFmode
to V4SFmode during RTL expansion, your machine description expanders
have to do that.
Richard.
> Cheers,
> Stefan
https://gcc.gnu.org/g:dfaa13455d67646805bc611aa4373728a460a37d
commit r12-10489-gdfaa13455d67646805bc611aa4373728a460a37d
Author: Richard Sandiford
Date: Tue Jun 4 08:47:48 2024 +0100
vect: Tighten vect_determine_precisions_from_range [PR113281]
This was another PR caused
https://gcc.gnu.org/g:f510e59db482456160b8a63dc083c78b0c1f6c09
commit r12-10488-gf510e59db482456160b8a63dc083c78b0c1f6c09
Author: Richard Sandiford
Date: Tue Jun 4 08:47:47 2024 +0100
vect: Fix access size alignment assumption [PR115192]
create_intersect_range_checks checks
On Mon, Jun 3, 2024 at 4:48 PM David Malcolm wrote:
>
> On Mon, 2024-06-03 at 08:29 +0200, Richard Biener wrote:
> > On Fri, May 31, 2024 at 11:23 PM Qing Zhao
> > wrote:
> > >
> > >
> > >
> > > > On May 23, 2024, at 07:46, Richard Biener
re causing multiple
problems. I agree it is time to remove those 18.04 patches.
Testing seems to be otherwise working so we can probably take the
upgrade :)
Cheers,
Richard
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#200297):
https://lists.ope
nd don't really evaluate the
> realpart side, so we don't really need a SAVE_EXPR in that case).
>
> Bootstrapped/regtested on x86_64-linux and i686-linux, ok for trunk?
OK.
Thanks,
Richard.
> 2024-06-04 Jakub Jelinek
>
> PR middle-end/108789
> * builtin
Signed-off-by: Richard Purdie
---
meta/recipes-devtools/nasm/{nasm_2.16.01.bb => nasm_2.16.03.bb} | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
rename meta/recipes-devtools/nasm/{nasm_2.16.01.bb => nasm_2.16.03.bb} (88%)
diff --git a/meta/recipes-devtools/nasm/nasm_2.16.01.bb
Switch to use flit core since upstream changed.
They also changed the capitalisation under pypi.
The license didn't change but the file was renamed, probably as it wasn't
rst.
Signed-off-by: Richard Purdie
---
.../{python3-jinja2_3.1.3.bb => python3-jinja2_3.1.4.bb} | 8
1 f
_run_recipe_update_extra_tasks(pn, rd, tinfoil)
> +
> update_unlockedsigs(basepath, workspace, args.fixed_setup, [pn])
>
> logger.info('Upgraded source extracted to %s' % srctree)
Cheers,
Richard
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent t
I'm going to need a spot of help with this.
I have Chromium running under GDB, with surprisingly low overhead (I can
browse like normal if I drop the --single-process flag). As far as I
could find, the "trap invalid opcode" error reported in syslog is
synonymous with a SIGILL, so I set "handle
er's IMS core/private network to us.
It is NAT & IPv4
Many Thanks & Best Regards,
For your convenience, please click here<https://calendly.com/richard-406/30min>
to schedule a time for us to talk.
Richard Jobson
Teraquant Corporation
ph: 719 488 1003
d/l: (719) 766-8523
commit b8cdfd1e1dbbe18957a7cd2d49071d4fa5909f4d
Author: Richard Kimberly Heck
Date: Mon Jun 3 22:04:57 2024 -0400
Use ranges
---
src/KeyMap.cpp | 103 ++---
1 file changed, 47 insertions(+), 56 deletions(-)
diff --git a/src/KeyMap.cpp b
hanged, 9 insertions(+), 10 deletions(-)
rename scripts/ci/setup/{ => ubuntu}/build-environment.yml (100%)
Reviewed-by: Richard Henderson
r~
:<20240529160934.982373-6-alex.ben...@linaro.org>
---
scripts/ci/setup/build-environment.yml | 98 --
1 file changed, 98 deletions(-)
Reviewed-by: Richard Henderson
r~
601 - 700 of 719379 matches
Mail list logo
