Hi Laurent,
On Tue, Feb 7, 2023 at 11:21 PM Laurent Pinchart
wrote:
>
> Hello Pin-yen,
>
> On Tue, Feb 07, 2023 at 06:30:36PM +0800, Pin-yen Lin wrote:
> > On Tue, Feb 7, 2023 at 6:25 PM Laurent Pinchart wrote:
> > > On Tue, Feb 07, 2023 at 06:07:44PM +0800, Pin-yen Lin wrote:
> > > > On Wed,
Am 10.02.23 um 03:34 schrieb Zack Rusin:
From: Zack Rusin
In change 180253782038 ("drm/ttm: stop allocating dummy resources during BO
creation")
ttm stopped allocating dummy resources but vmwgfx was never ported to
handle it. Make the driver treat null resources as initial creation and
port
Hi,
The 'is_frl' struct field is conditional:
#if defined(CONFIG_DRM_AMD_DC_DCN)
bool is_frl; /* indicate if DSC is applied based on HDMI FRL sink's
capability */
#endif
so code that uses it should be careful, otherwise build errors may happen:
On 10/02/2023 03:12, Abhinav Kumar wrote:
Hi Dmitry
On 2/9/2023 4:09 PM, Dmitry Baryshkov wrote:
.
On Fri, 10 Feb 2023 at 00:12, Abhinav Kumar
wrote:
Hi Dmitry
On 2/9/2023 1:23 PM, Dmitry Baryshkov wrote:
Hi Abhinav,
On Thu, 9 Feb 2023 at 21:25, Abhinav Kumar
wrote:
On 2/9/2023
Variable pre_connection_type is not effectively used, so delete it.
Reported-by: Abaci Robot
Link: https://bugzilla.openanolis.cn/show_bug.cgi?id=4031
Signed-off-by: Jiapeng Chong
---
drivers/gpu/drm/amd/display/dc/link/link_detection.c | 2 --
1 file changed, 2 deletions(-)
diff --git
From: Zack Rusin
In change 180253782038 ("drm/ttm: stop allocating dummy resources during BO
creation")
ttm stopped allocating dummy resources but vmwgfx was never ported to
handle it. Make the driver treat null resources as initial creation and
port code to handle null resources in general.
Variable ds_port is not effectively used, so delete it.
drivers/gpu/drm/amd/amdgpu/../display/dc/link/protocols/link_dp_capability.c:280:35:
warning: variable ‘ds_port’ set but not used.
Reported-by: Abaci Robot
Link: https://bugzilla.openanolis.cn/show_bug.cgi?id=4030
Signed-off-by: Jiapeng
The pull request you sent on Fri, 10 Feb 2023 11:19:51 +1000:
> git://anongit.freedesktop.org/drm/drm tags/drm-fixes-2023-02-10
has been merged into torvalds/linux.git:
https://git.kernel.org/torvalds/c/38c1e0c65865426676123cc9a127526fa02bcac6
Thank you!
--
Deet-doot-dot, I am a bot.
Starting on DG2, the owner of HuC authentication is the GSC FW. On MTL,
with the GSC moving into the media GT and being loaded by i915, this can
result in a significant delay in HuC readiness on init/resume. To reduce
the impact, the HuC load & authentication has been split in 2 parts:
1) The HuC
Hi Linus,
Weekly fixes, the amdgpu had a few small fixes to display flicker on
certain configurations, however it was found the the flicker was
lessened but there were other unintended consequences, so for now
they've been reverted and replaced with an option for users to test
with so future
Hi Dmitry
On 2/9/2023 4:09 PM, Dmitry Baryshkov wrote:
.
On Fri, 10 Feb 2023 at 00:12, Abhinav Kumar wrote:
Hi Dmitry
On 2/9/2023 1:23 PM, Dmitry Baryshkov wrote:
Hi Abhinav,
On Thu, 9 Feb 2023 at 21:25, Abhinav Kumar wrote:
On 2/9/2023 3:45 AM, Dmitry Baryshkov wrote:
On Thu, 9
drivers/gpu/drm/amd/amdgpu/../display/dc/link/link_factory.c:145 get_ddc_line()
warn: inconsistent indenting
drivers/gpu/drm/amd/amdgpu/../display/dc/link/link_factory.c:201
dc_link_construct_phy() warn: inconsistent indenting
Reported-by: Abaci Robot
Link:
./drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_capability.c:1610:68-73:
WARNING: conversion to bool not needed here
Reported-by: Abaci Robot
Link: https://bugzilla.openanolis.cn/show_bug.cgi?id=4025
Signed-off-by: Yang Li
---
Add MTL's function for ARB session creation using PXP firmware
version 4.3 ABI structure format.
Also add MTL's function for ARB session invalidation but this
reuses PXP firmware version 4.2 ABI structure format.
Before checking the return status, look at the GSC-CS-Mem-Header's
pending-bit
Add helper functions into a new file for heci-packet-submission.
The helpers will handle generating the MTL GSC-CS Memory-Header
and submission of the Heci-Cmd-Packet instructions to the engine.
NOTE1: These common functions for heci-packet-submission will be used
by different i915 callers:
On legacy platforms, KCR HW enabling is done at the time the mei
component interface is bound. It's also disabled during unbind.
However, for MTL onwards, we don't depend on a tee component
to start sending GSC-CS firmware messages.
Thus, immediately enable (or disable) KCR HW on PXP's init,
fini
Despite KCR subsystem being in the media-tile (close to the
GSC-CS), the IRQ controls for it are on GT-0 with other global
IRQ controls. Thus, add a helper for KCR hw interrupt
enable/disable functions to get the correct gt structure (for
uncore) for MTL.
In the helper, we get GT-0's handle for
Add GSC engine based method for sending PXP firmware packets
to the GSC firmware for MTL (and future) products.
Use the newly added helpers to populate the GSC-CS memory
header and send the message packet to the FW by dispatching
the GSC_HECI_CMD_PKT instruction on the GSC engine.
We use
Enable PXP with MTL-GSC-CS: add the has_pxp into device info
and increase the timeouts for new GSC-CS + firmware specs.
Signed-off-by: Alan Previn
---
drivers/gpu/drm/i915/i915_pci.c | 1 +
drivers/gpu/drm/i915/pxp/intel_pxp_session.c | 2 +-
2 files changed, 2 insertions(+), 1
Add MTL hw-plumbing enabling for KCR operation under PXP
which includes:
1. Updating 'pick-gt' to get the media tile for
KCR interrupt handling
2. Adding MTL's KCR registers for PXP operation
(init, status-checking, etc.).
While doing #2, lets create a separate registers header file for
For MTL, the PXP back-end transport uses the GSC engine to submit
HECI packets through the HW to the GSC firmware for PXP arb
session management. This submission uses a non-priveleged
batch buffer, a buffer for the command packet and of course
a context targeting the GSC-CS.
Thus for MTL, we need
This series enables PXP on MTL. On ADL/TGL platforms, we rely on
the mei driver via the i915-mei PXP component interface to establish
a connection to the security firmware via the HECI device interface.
That interface is used to create and teardown the PXP ARB session.
PXP ARB session is created
On 2023/2/9 下午 05:55, Thomas Zimmermann wrote:
Am 09.02.23 um 10:44 schrieb Jocelyn Falempe:
During the driver conversion to shmem, the start address for the
scanout buffer was set to the base PCI address.
In most cases it works because only the lower 24bits are used, and
due to alignment it
.
On Fri, 10 Feb 2023 at 00:12, Abhinav Kumar wrote:
>
> Hi Dmitry
>
> On 2/9/2023 1:23 PM, Dmitry Baryshkov wrote:
> > Hi Abhinav,
> >
> > On Thu, 9 Feb 2023 at 21:25, Abhinav Kumar
> > wrote:
> >>
> >>
> >>
> >> On 2/9/2023 3:45 AM, Dmitry Baryshkov wrote:
> >>> On Thu, 9 Feb 2023 at 04:19,
On Fri, Feb 10, 2023 at 9:47 AM Stephen Rothwell wrote:
>
> Hi all,
>
> The following commit is also in the drm-fixes tree as a different commit
> (but the same patch):
>
> 94d8b6572a1f ("nvidiafb: detect the hardware support before removing
> console.")
>
> This is commit
>
> 04119ab1a49f
Hi all,
The following commit is also in the drm-fixes tree as a different commit
(but the same patch):
94d8b6572a1f ("nvidiafb: detect the hardware support before removing
console.")
This is commit
04119ab1a49f ("nvidiafb: detect the hardware support before removing
console.")
in the
missed somethings on host-session-handle - for next rev.
On Wed, 2023-01-25 at 00:06 -0800, Teres Alexis, Alan Previn wrote:
> Add GSC engine based method for sending PXP firmware packets
> to the GSC firmware for MTL (and future) products.
>
> Use the newly added helpers to populate the GSC-CS
On Fri, 10 Feb 2023 at 00:31, Jessica Zhang wrote:
>
>
>
> On 2/9/2023 10:51 AM, Dmitry Baryshkov wrote:
> > On 09/02/2023 20:44, Jessica Zhang wrote:
> >> Currently, DPU will enable TE during prepare_commit(). However, this
> >> will cause issues when trying to read/write to register in
> >>
On 2/9/2023 10:51 AM, Dmitry Baryshkov wrote:
On 09/02/2023 20:44, Jessica Zhang wrote:
Now that the TE setup has been moved to prepare_for_kickoff(),
move empty prepare_commit() from DPU driver.
s/move/remove/
Also the DPU's prepare_commit() is not empty. Please mention
On 2/9/2023 10:51 AM, Dmitry Baryshkov wrote:
On 09/02/2023 20:44, Jessica Zhang wrote:
Currently, DPU will enable TE during prepare_commit(). However, this
will cause issues when trying to read/write to register in
get_autorefresh_config(), because the core clock rates aren't set at
that
Hi Dmitry
On 2/9/2023 1:23 PM, Dmitry Baryshkov wrote:
Hi Abhinav,
On Thu, 9 Feb 2023 at 21:25, Abhinav Kumar wrote:
On 2/9/2023 3:45 AM, Dmitry Baryshkov wrote:
On Thu, 9 Feb 2023 at 04:19, Abhinav Kumar wrote:
On 2/3/2023 10:21 AM, Dmitry Baryshkov wrote:
Typically SSPP can
On Tue, 2023-02-07 at 14:59 +0200, Imre Deak wrote:
> Hi all,
>
> On Mon, Feb 06, 2023 at 01:48:53PM +0200, Imre Deak wrote:
> > Add the MST topology for a CRTC to the atomic state if the driver
> > needs to force a modeset on the CRTC after the encoder compute config
> > functions are called.
>
On Wed, 2023-02-08 at 09:41 +0200, Imre Deak wrote:
> On Tue, Feb 07, 2023 at 07:21:48PM -0500, Lyude Paul wrote:
> > On Tue, 2023-02-07 at 14:11 +0200, Imre Deak wrote:
> >
> > And then disabled say, payload #1, that immediately after we get the ACT
> > that
> > the payload table in hardware
Hi Abhinav,
On Thu, 9 Feb 2023 at 21:25, Abhinav Kumar wrote:
>
>
>
> On 2/9/2023 3:45 AM, Dmitry Baryshkov wrote:
> > On Thu, 9 Feb 2023 at 04:19, Abhinav Kumar
> > wrote:
> >>
> >>
> >>
> >> On 2/3/2023 10:21 AM, Dmitry Baryshkov wrote:
> >>> Typically SSPP can support rectangle with width
I think that shoud be fine, which branch is it on?
On Fri, 2023-01-27 at 11:42 -0800, Kees Cook wrote:
> On Wed, Jan 25, 2023 at 04:24:19PM -0500, Lyude Paul wrote:
> > Sorry! I've been pretty busy until now, this is:
> >
> > Reviewed-by: Lyude Paul
> >
> > Let me know if you've pushed it
On 2/9/2023 3:45 AM, Dmitry Baryshkov wrote:
On Thu, 9 Feb 2023 at 04:19, Abhinav Kumar wrote:
On 2/3/2023 10:21 AM, Dmitry Baryshkov wrote:
Typically SSPP can support rectangle with width up to 2560. However it's
Not always 2560. Depends on the chipset.
_typically_
Would just
On 09/02/2023 20:44, Jessica Zhang wrote:
Currently, DPU will enable TE during prepare_commit(). However, this
will cause issues when trying to read/write to register in
get_autorefresh_config(), because the core clock rates aren't set at
that time.
This used to work because phys_enc->hw_pp is
On 09/02/2023 20:44, Jessica Zhang wrote:
Now that the TE setup has been moved to prepare_for_kickoff(),
move empty prepare_commit() from DPU driver.
s/move/remove/
Also the DPU's prepare_commit() is not empty. Please mention
dpu_encoder_prepare_commit() becoming (or being) empty.
On Thu, Feb 09, 2023 at 04:52:54PM +0100, Christian König wrote:
> Am 09.02.23 um 15:19 schrieb Maxime Ripard:
> > On Thu, Feb 09, 2023 at 03:06:10PM +0100, Christian König wrote:
> > > Am 09.02.23 um 14:06 schrieb Maíra Canal:
> > > > On 2/9/23 09:13, Christian König wrote:
> > > > > Am 09.02.23
On 09/02/2023 20:44, Jessica Zhang wrote:
Remove empty prepare_commit() function from MDP4 driver.
Signed-off-by: Jessica Zhang
---
drivers/gpu/drm/msm/disp/mdp4/mdp4_kms.c | 5 -
1 file changed, 5 deletions(-)
Reviewed-by: Dmitry Baryshkov
--
With best wishes
Dmitry
On 09/02/2023 20:44, Jessica Zhang wrote:
Add a NULL check before calling prepare_commit() in
msm_atomic_commit_tail()
Signed-off-by: Jessica Zhang
Reviewed-by: Dmitry Baryshkov
--
With best wishes
Dmitry
Remove empty prepare_commit() function from MDP4 driver.
Signed-off-by: Jessica Zhang
---
drivers/gpu/drm/msm/disp/mdp4/mdp4_kms.c | 5 -
1 file changed, 5 deletions(-)
diff --git a/drivers/gpu/drm/msm/disp/mdp4/mdp4_kms.c
b/drivers/gpu/drm/msm/disp/mdp4/mdp4_kms.c
index
Now that the TE setup has been moved to prepare_for_kickoff(),
move empty prepare_commit() from DPU driver.
Signed-off-by: Jessica Zhang
---
drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 19 -
drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.h | 7 ---
Add a NULL check before calling prepare_commit() in
msm_atomic_commit_tail()
Signed-off-by: Jessica Zhang
---
drivers/gpu/drm/msm/msm_atomic.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/msm/msm_atomic.c b/drivers/gpu/drm/msm/msm_atomic.c
index
Currently, DPU will enable TE during prepare_commit(). However, this
will cause issues when trying to read/write to register in
get_autorefresh_config(), because the core clock rates aren't set at
that time.
This used to work because phys_enc->hw_pp is only initialized in mode
set [1], so the
Move TE setup to prepare_for_kickoff() and remove empty prepare_commit()
functions in both MDP4 and DPU drivers.
Changes in V2:
- Added changes to remove empty prepare_commit() functions
Jessica Zhang (4):
drm/msm/dpu: Move TE setup to prepare_for_kickoff()
drm/msm: Check for NULL before
On 08/02/2023 05:40, Bjorn Andersson wrote:
From: Bjorn Andersson
Introduce support for the Adreno A690, found in Qualcomm SC8280XP.
Signed-off-by: Bjorn Andersson
Signed-off-by: Bjorn Andersson
---
drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 120 -
On Wed, 08 Feb 2023 11:37:04 +0100, AngeloGioacchino Del Regno wrote:
> Since new platform data was required in Panfrost for getting GPU DVFS
> finally working on MediaTek SoCs, add a new "mediatek,mt8183b-mali"
> compatible.
>
> Signed-off-by: AngeloGioacchino Del Regno
>
> ---
>
On Wed, 08 Feb 2023 11:37:03 +0100, AngeloGioacchino Del Regno wrote:
> The MediaTek MT8195 SoC has a Mali G57 MC5 (Valhall-JM) and has the
> same number of power domains and requirements as MT8192 in terms of
> bindings.
>
> Signed-off-by: AngeloGioacchino Del Regno
>
> ---
>
On Wed, 08 Feb 2023 11:37:02 +0100, AngeloGioacchino Del Regno wrote:
> MediaTek MT8192 (and similar) needs five power domains for the
> Mali GPU and no sram-supply: change the binding to allow so.
>
> Signed-off-by: AngeloGioacchino Del Regno
>
> ---
> .../bindings/gpu/arm,mali-bifrost.yaml
On Thu, Feb 09, 2023 at 10:15:33AM +0100, AngeloGioacchino Del Regno wrote:
> Il 09/02/23 03:50, Chen-Yu Tsai ha scritto:
> > On Wed, Feb 8, 2023 at 6:37 PM AngeloGioacchino Del Regno
> > wrote:
> > >
> > > The sram-supply is MediaTek-specific, it is and will ever be used
> > > only for the
On Thu, Feb 09, 2023 at 05:03:19PM +, Simon Ser wrote:
> On Thursday, February 9th, 2023 at 17:38, Joshua Ashton
> wrote:
>
> > > I mean, the strings are the uAPI, not the integers, right?
> >
> > Both are uAPI these days.
>
> Yes. The integers are uAPI, if you change them you'll break
It certainly is a learning process! Let me try to get things together
properly myself, will be useful in the long run.
Darrell
On Thu, 9 Feb 2023 at 15:53, Hans de Goede wrote:
>
> Hi,
>
> On 2/9/23 16:36, Maxime Ripard wrote:
> > Hi,
> >
> > On Wed, Feb 08, 2023 at 07:04:58PM +, Darrell
Hi Dave, Daniel,
A few last minute display fixes.
The following changes since commit c6ac406cd8ff610a2d5da298b1d3071acfcde7f0:
drm/amdgpu/smu: skip pptable init under sriov (2023-02-08 22:33:37 -0500)
are available in the Git repository at:
https://gitlab.freedesktop.org/agd5f/linux.git
Hi Mikhail, seems like your report flew past me, thanks for the ping.
This might be a simple issue of not backing off when deadlock was hit.
drm_atomic_normalize_zpos() can return an error code, and I ignored it
(oops!)
Can you give this patch a try?
On Thursday, February 9th, 2023 at 17:38, Joshua Ashton
wrote:
> > I mean, the strings are the uAPI, not the integers, right?
>
> Both are uAPI these days.
Yes. The integers are uAPI, if you change them you'll break libliftoff
users. There is an old thread discussing this somewhere. The tl;dr
On 2/8/23 09:30, Pekka Paalanen wrote:
On Fri, 3 Feb 2023 02:07:44 +
Joshua Ashton wrote:
Userspace has no way of controlling or knowing the pixel encoding
currently, so there is no way for it to ever get the right values here.
When we do add pixel_encoding control from userspace,we
Hi Dave and Daniel,
Here goes our fixes for this week with a few patches targeting stable.
drm-intel-fixes-2023-02-09:
- Display watermark fix (Ville)
- fbdev fix for PSR, FBC, DRRS (Jouni)
- Move fd_install after last use of fence (Rob)
- Initialize the obj flags for shmem objects (Aravind)
-
Hi,
On 2/9/23 16:36, Maxime Ripard wrote:
> Hi,
>
> On Wed, Feb 08, 2023 at 07:04:58PM +, Darrell Kavanagh wrote:
>> I've resolved this by adding a matching quirk in
>> drivers/firmware/efi/sysfb_efi.c - see below.
Right, this is a known issue on Lenovo 2-in-1s with
the panel mounted 90
Am 09.02.23 um 15:19 schrieb Maxime Ripard:
On Thu, Feb 09, 2023 at 03:06:10PM +0100, Christian König wrote:
Am 09.02.23 um 14:06 schrieb Maíra Canal:
On 2/9/23 09:13, Christian König wrote:
Am 09.02.23 um 12:23 schrieb Maíra Canal:
On 2/9/23 05:18, Christian König wrote:
Hello everyone,
Hi Darrell,
On 2/3/23 19:32, Darrell Kavanagh wrote:
> Hi,
>
> This is another Lenovo with detachable keyboard and 1200x1920 screen
> mounted sideways.
>
> The following has been tested with 6.2.0-rc6.
>
> Thanks,
> Darrell
Thank you for your patch. Note that instead of "Hi, ... Thanks,
Hi,
On Thu, Feb 9, 2023 at 3:26 AM Kalyan Thota wrote:
>
> Kindly ignore my previous email. Sent too early !!
>
> We have tested the changes on top of tip:
> https://chromium.googlesource.com/chromiumos/third_party/kernel/+log/refs/heads/chromeos-5.15
> + 5 CTM patches ( that you have quoted )
From: Tvrtko Ursulin
Userspace waits coming via the drm_syncobj route have so far been
bypassing the waitboost mechanism.
Use the previously added dma-fence wait tracking API and apply the
same waitboosting logic which applies to other entry points.
This should fix the perfomance regressions
From: Tvrtko Ursulin
Use the previously added dma-fence tracking of explicit waiters.
Signed-off-by: Tvrtko Ursulin
---
drivers/gpu/drm/drm_syncobj.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/drm_syncobj.c b/drivers/gpu/drm/drm_syncobj.c
index
From: Tvrtko Ursulin
Track how many callers are explicity waiting on a fence to signal and
allow querying that via new dma_fence_wait_count() API.
This provides infrastructure on top of which generic "waitboost" concepts
can be implemented by individual drivers. Wait-boosting is any reactive
From: Tvrtko Ursulin
In i915 we have this concept of "wait boosting" where we give a priority boost
for instance to fences which are actively waited upon from userspace. This has
it's pros and cons and can certainly be discussed at lenght. However fact is
some workloads really like it.
Problem
Calls to dispc_plane_setup() and dispc_plane_enable() cannot fail.
Remove the return value.
Signed-off-by: Thomas Zimmermann
---
drivers/gpu/drm/tidss/tidss_dispc.c | 12
drivers/gpu/drm/tidss/tidss_dispc.h | 8
drivers/gpu/drm/tidss/tidss_plane.c | 11 +--
3
Enable the primary plane for mgag200 hardware via atomic_enable.
Atomic helpers invoke this callback only when the plane becomes
active.
Signed-off-by: Thomas Zimmermann
---
drivers/gpu/drm/mgag200/mgag200_drv.h | 3 +++
drivers/gpu/drm/mgag200/mgag200_mode.c | 19 ---
2 files
The primary plane has the atomic_disable helper set, so atomic_update
won't be called if the plane gets disabled. Remove the respective branch
from the helper.
Signed-off-by: Thomas Zimmermann
---
drivers/gpu/drm/mgag200/mgag200_mode.c | 3 ---
1 file changed, 3 deletions(-)
diff --git
Enable the primary plane for ast hardware via atomic_enable. Atomic
helpers invoke this callback only when the plane becomes active.
Signed-off-by: Thomas Zimmermann
---
drivers/gpu/drm/ast/ast_mode.c | 28
1 file changed, 20 insertions(+), 8 deletions(-)
diff
Enable the primary plane for tidss hardware via atomic_enable.
Atomic helpers invoke this callback only when the plane becomes
active.
Signed-off-by: Thomas Zimmermann
---
drivers/gpu/drm/tidss/tidss_plane.c | 11 +++
1 file changed, 11 insertions(+)
diff --git
Add atomic_enable to struct drm_plane_helper_funcs. It enables a
plane independently from updating the plane's content. As such, it is
the inverse of the atomic_disable plane helper. Useful for hardware
where plane enable state is independent from plane content.
Signed-off-by: Thomas Zimmermann
Add atomic_enable, a plane helper that enables a plane. It is supposed
to be the inverse of atomic_disable.
While atomic_update can handle all of a plane's enable, disable and
update functionality, many drivers also implement atomic_disable to
do disabling separately. Some drivers also try to
Hi,
On Wed, Feb 08, 2023 at 07:04:58PM +, Darrell Kavanagh wrote:
> I've resolved this by adding a matching quirk in
> drivers/firmware/efi/sysfb_efi.c - see below.
>
> Are you the right people to be notifying about this?
Yes, we are.
Howewer, please follow
Applied. Thanks!
Alex
On Thu, Feb 9, 2023 at 7:53 AM Colin Ian King wrote:
>
> The function name is being reported as dc_link_contruct when it is
> actually dc_link_construct_phy. Fix this by using %s and the __func__
> for the function name.
>
> Signed-off-by: Colin Ian King
> ---
>
Applied. Thanks!
Alex
On Thu, Feb 9, 2023 at 5:48 AM wrote:
>
> From: Ye Xingchen
>
> link_hwss.h is included more than once in link_dpms.c .
>
> Signed-off-by: Ye Xingchen
> ---
> v1 -> v2
> Fix the U+00A0 non-breaking space in the subject line.
>
Applied. Thanks!
Alex
On Thu, Feb 9, 2023 at 7:45 AM Arnd Bergmann wrote:
>
> From: Arnd Bergmann
>
> When CONFIG_DRM_AMD_DC_DCN is disabled, the is_frl member
> is not defined:
>
> drivers/gpu/drm/amd/amdgpu/../display/dc/link/link_validation.c: In function
>
Applied. Thanks!
Alex
On Thu, Feb 9, 2023 at 8:41 AM Tom Rix wrote:
>
> smatch reports
> drivers/gpu/drm/amd/amdgpu/../display/dc/clk_mgr/dcn315/dcn315_clk_mgr.c:90:6:
> warning: symbol 'should_disable_otg' was not declared. Should it be static?
>
> should_disable_otg() is only used in
On 01/31, Pekka Paalanen wrote:
> On Mon, 9 Jan 2023 14:38:09 -0100
> Melissa Wen wrote:
>
> > On 01/09, Melissa Wen wrote:
> > > Hi,
> > >
> > > After collecting comments in different places, here is a second version
> > > of the work on adding DRM CRTC 3D LUT support to the current DRM color
On Thu, Feb 09, 2023 at 03:06:10PM +0100, Christian König wrote:
> Am 09.02.23 um 14:06 schrieb Maíra Canal:
> > On 2/9/23 09:13, Christian König wrote:
> > > Am 09.02.23 um 12:23 schrieb Maíra Canal:
> > > > On 2/9/23 05:18, Christian König wrote:
> > > > > Hello everyone,
> > > > >
> > > > >
On Wed, Feb 08, 2023 at 11:10:16PM +0200, Ville Syrjala wrote:
> From: Ville Syrjälä
>
> Add a new immutable plane property by which a plane can advertise
> a handful of recommended plane sizes. This would be mostly exposed
> by cursor planes as a slightly more capable replacement for
> the
Am 09.02.23 um 14:06 schrieb Maíra Canal:
On 2/9/23 09:13, Christian König wrote:
Am 09.02.23 um 12:23 schrieb Maíra Canal:
On 2/9/23 05:18, Christian König wrote:
Hello everyone,
the drm_debugfs has a couple of well known design problems.
Especially it wasn't possible to add files between
On Wed, Feb 8, 2023 at 10:00 PM Pin-yen Lin wrote:
>
> Hi Rob,
>
> Thanks for the review.
>
> On Wed, Feb 8, 2023 at 4:52 AM Rob Herring wrote:
> >
> > On Sat, Feb 04, 2023 at 09:30:38PM +0800, Pin-yen Lin wrote:
> > > ITE IT6505 can be used in systems to switch the DP traffic between
> > > two
Include in drm_connector.c to get video_get_options()
and avoid the dependency on . The replaced function
fb_get_options() is just a tiny wrapper around video_get_opions(). No
functional changes.
Include to get fwnode_handle_put(), which had been
provided via .
Signed-off-by: Thomas Zimmermann
Include in ps3av.c to get video_get_options() and
avoid the dependency on . The replaced function
fb_get_options() is just a tiny wrapper around video_get_opions(). No
functional changes.
Signed-off-by: Thomas Zimmermann
---
drivers/ps3/ps3av.c | 18 ++
1 file changed, 6
Do not claim that there's a default mode in the video= option parser.
if no option string has been given, the parser does nothing.
Signed-off-by: Thomas Zimmermann
---
drivers/gpu/drm/drm_modes.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/drm_modes.c
Handle the command-line parameter video= in video/cmdline.c. Implement
the fbdev helper fb_get_options() on top. Will allows to handle the
kernel parameter in DRM without fbdev dependencies.
Note that __video_get_options() has the meaning of its return value
inverted compared to fb_get_options().
Fix Daniel's email address. No functional changes.
Signed-off-by: Thomas Zimmermann
Cc: Daniel Vetter
---
drivers/video/fbdev/core/fb_cmdline.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/video/fbdev/core/fb_cmdline.c
b/drivers/video/fbdev/core/fb_cmdline.c
Move the lookup of the option string into an internal helper. No
functional changes.
Signed-off-by: Thomas Zimmermann
---
drivers/video/fbdev/core/fb_cmdline.c | 60 ---
1 file changed, 36 insertions(+), 24 deletions(-)
diff --git a/drivers/video/fbdev/core/fb_cmdline.c
Get the kernel's global video= parameter with fb_get_option(). Done
to unexport the internal fbdev state fb_mode_config. No functional
changes.
Signed-off-by: Thomas Zimmermann
---
drivers/video/fbdev/core/modedb.c | 8 ++--
1 file changed, 6 insertions(+), 2 deletions(-)
diff --git
There are no external users of fb_mode_option. Unexport the variable
and declare it static.
Signed-off-by: Thomas Zimmermann
---
drivers/video/fbdev/core/fb_cmdline.c | 4 +---
include/linux/fb.h| 1 -
2 files changed, 1 insertion(+), 4 deletions(-)
diff --git
Get the kernel's global video= parameter with fb_get_option(). Done
to unexport the internal fbdev state fb_mode_config. No functional
changes.
Signed-off-by: Thomas Zimmermann
---
drivers/ps3/ps3av.c | 11 +--
1 file changed, 9 insertions(+), 2 deletions(-)
diff --git
Ignore the per-driver video options if no driver name has been
specified to fb_get_option(). Return the global options in this
case.
Signed-off-by: Thomas Zimmermann
---
drivers/video/fbdev/core/fb_cmdline.c | 7 ++-
1 file changed, 6 insertions(+), 1 deletion(-)
diff --git
In fb_get_options(), always duplicate the returned option string and
transfer ownership of the memory to the function's caller.
Until now, only the global option string got duplicated and transferred
to the caller; the per-driver options were owned by fb_get_options().
In the end, it was
The kernel's video= option sets the initial video mode. It is shared
by fbdev and DRM, but located within the fbdev code. Move it to
drivers/video/ and adapt callers. Allows DRM (and others) to use the
option without depending on fbdev.
While at it, fix the interface of the lookup functions. This
smatch reports
drivers/gpu/drm/amd/amdgpu/../display/dc/clk_mgr/dcn315/dcn315_clk_mgr.c:90:6:
warning: symbol 'should_disable_otg' was not declared. Should it be static?
should_disable_otg() is only used in dcn315_clk_mgr.c, so it should be static
Signed-off-by: Tom Rix
---
On 09/02/2023 05:28, Bjorn Andersson wrote:
On Mon, Feb 06, 2023 at 04:57:03PM +0200, Dmitry Baryshkov wrote:
Start ordering DT nodes according to agreed order. Move apps SMMU, GIC,
timer, apps RSC, cpufreq ADSP and cDSP nodes to the end to the proper
position at the end of /soc/.
I think
Enable the GPU on the SM8350-HDK device. The ZAP shader is required for
the GPU to function properly.
Reviewed-by: Konrad Dybcio
Signed-off-by: Dmitry Baryshkov
---
arch/arm64/boot/dts/qcom/sm8350-hdk.dts | 8
1 file changed, 8 insertions(+)
diff --git
Add device nodes required to enable GPU on the SM8350 platform.
Signed-off-by: Dmitry Baryshkov
---
arch/arm64/boot/dts/qcom/sm8350.dtsi | 178 +++
1 file changed, 178 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi
Finish reordering DT nodes by their address. Move PDC, tsens, AOSS,
SRAM, SPMI and TLMM nodes to the proper position.
Signed-off-by: Dmitry Baryshkov
---
arch/arm64/boot/dts/qcom/sm8350.dtsi | 764 +--
1 file changed, 382 insertions(+), 382 deletions(-)
diff --git
1 - 100 of 181 matches
Mail list logo
