It seems like it would still be useful for *optimizing* the implementation
of STM in Haskell; in particular, small transactions seem like a great way
to implement lock-free data structures by handling the non-composability of
compare-and-swap.
So while you wouldn't implement atomically a by
http://arstechnica.com/business/news/2012/02/transactional-memory-going-mainstream-with-intel-haswell.ars
would any haskell STM expert care to comment on the possibilities of hardware
acceleration?
best, ben
___
Haskell-Cafe mailing list
Duncan Coutts talked a bit about this on Reddit here:
http://www.reddit.com/r/programming/comments/pfnkx/intel_details_hardware_transactional_memory/c3p4oq7
On Thu, Feb 9, 2012 at 12:43 PM, Ben midfi...@gmail.com wrote:
