Hi Jassi,
Thank you very much for your feedback.
On Mon, 2021-02-01 at 01:07 -0600, Jassi Brar wrote:
> On Fri, Jan 29, 2021 at 8:21 PM wrote:
> > From: Daniele Alessandrelli
> >
> > Add mailbox controller enabling inter-processor communication (IPC)
> > between the CPU (aka, the Application P
On Fri, Jan 29, 2021 at 8:21 PM wrote:
>
> From: Daniele Alessandrelli
>
> Add mailbox controller enabling inter-processor communication (IPC)
> between the CPU (aka, the Application Processor - AP) and the VPU on
> Intel Movidius SoCs like Keem Bay.
>
> The controller uses HW FIFOs to enable suc
From: Daniele Alessandrelli
Add mailbox controller enabling inter-processor communication (IPC)
between the CPU (aka, the Application Processor - AP) and the VPU on
Intel Movidius SoCs like Keem Bay.
The controller uses HW FIFOs to enable such communication. Specifically,
there are two FIFOs, on
From: Daniele Alessandrelli
Add mailbox controller enabling inter-processor communication (IPC)
between the CPU (aka, the Application Processor - AP) and the VPU on
Intel Movidius SoCs like Keem Bay.
The controller uses HW FIFOs to enable such communication. Specifically,
there are two FIFOs, on
4 matches
Mail list logo