According to the Cortex A8 TRM the L2 cache should be first cleaned and
then disabled. Fix the swapped order on sh7372.
Signed-off-by: Guennadi Liakhovetski g.liakhovet...@gmx.de
Reviewed-by: Santosh Shilimkar santosh.shilim...@ti.com
---
v2: addressed improvement suggestions by Santosh, thanks
On Fri, Dec 28, 2012 at 12:32:54PM +0100, Guennadi Liakhovetski wrote:
According to the Cortex A8 TRM the L2 cache should be first cleaned and
then disabled. Fix the swapped order on sh7372.
Signed-off-by: Guennadi Liakhovetski g.liakhovet...@gmx.de
Reviewed-by: Santosh Shilimkar
