Ken pointed out on IRC today that there was still a lot of "boolean"
(vs bool/_Bool) usage in gallium. In fact, many interfaces are
specified with boolean.
I had it in my mind that I had at some point removed most boolean
usage, but that is just not the case - first of all, the interfaces
remain
https://bugs.freedesktop.org/show_bug.cgi?id=111019
--- Comment #1 from Bas Nieuwenhuizen ---
Forgot a hunk somehow apparently ...
https://gitlab.freedesktop.org/mesa/mesa/merge_requests/1205
should fix this.
--
You are receiving this mail because:
You are the QA Contact for the bug.
You are
I had interpreted it as literally the "block the gitlab merge button"
option, ie. "I want to get feedback but it is not ready to merge and
I'll drop the WIP tag when I think it is"..
(comments inline)
On Fri, Jun 28, 2019 at 5:12 PM Ian Romanick wrote:
>
> After a conversation yesterday with a
After a conversation yesterday with a couple of the other Intel devs,
I've come to the conclusion that *everyone* interprets WIP to mean
something different. I heard no less than four interpretations.
* This series is good. It hasn't been reviewed, so don't click "merge."
* This series has
https://bugs.freedesktop.org/show_bug.cgi?id=109258
--- Comment #12 from n3rdopolis ---
Dang, doesn't work, even with GBM_ALWAYS_SOFTWARE
EGL_NOT_INITIALIZED...
--
You are receiving this mail because:
You are the QA Contact for the bug.
You are the assignee for the
Rather than using a magic lookup table with no explanations, let's add
liberal comments to the code to explain what this tiling scheme is and
how to encode/decode it efficiently.
It's not so mysterious after all -- just reordering bits with some XORs
thrown in.
v2: Correct copyright identifier.
> LGTM however I haven't tested it.
I have; there are some regressions I need to deal with. One of them was
silly (switching src_stride/dst_stride argument order in the load call).
The others are either CI fails or legitimate bugs.
Regardless, I won't push until it's green on our side :)
>
>
ping
On Mon, Jun 24, 2019 at 8:12 PM Marek Olšák wrote:
> From: Marek Olšák
>
> ---
> src/mesa/state_tracker/st_cb_drawpixels.c | 58 +++
> 1 file changed, 38 insertions(+), 20 deletions(-)
>
> diff --git a/src/mesa/state_tracker/st_cb_drawpixels.c
>
https://bugs.freedesktop.org/show_bug.cgi?id=111020
Bug ID: 111020
Summary: [RADV][DXVK] GPU lockup on Risk of Rain 2
Product: Mesa
Version: unspecified
Hardware: x86-64 (AMD64)
OS: Linux (All)
Status: NEW
https://bugs.freedesktop.org/show_bug.cgi?id=110357
Andrés Gómez García changed:
What|Removed |Added
Blocks||102590
Referenced Bugs:
https://bugs.freedesktop.org/show_bug.cgi?id=111019
Bug ID: 111019
Summary: radv doesn't handle variable descriptor count properly
Product: Mesa
Version: git
Hardware: Other
OS: All
Status: NEW
Severity:
https://bugs.freedesktop.org/show_bug.cgi?id=37637
Tomas Bzatek changed:
What|Removed |Added
CC||b...@bzatek.net
--
You are receiving
On 2019/06/28, mathias.froehl...@gmx.net wrote:
> From: Mathias Fröhlich
>
> Hi,
>
> Ilia mentioned that there are drm rendernode only drivers out there.
> To support an egl device on those platforms, make the EGL_EXT_device_drm
> device extension optional.
>
Currently DRM core mandates that
https://bugs.freedesktop.org/show_bug.cgi?id=111016
--- Comment #4 from John Ericson ---
For reference, the flags we pass today on master are at
https://github.com/NixOS/nixpkgs/blob/master/pkgs/development/libraries/mesa/default.nix#L98-L132
. Generally speaking, nixpkgs errs on the side of
From: Mathias Fröhlich
Hi,
Ilia mentioned that there are drm rendernode only drivers out there.
To support an egl device on those platforms, make the EGL_EXT_device_drm
device extension optional.
Please review
best and thanks
Mathias
Relax drm device requirement to just have a render node
R-b, *blush*
On Fri, Jun 28, 2019 at 09:27:34AM +0200, Tomeu Vizoso wrote:
> Rendering to AFBC was broken, as the HW will complaint loudly if we pass
> a tagged pointer in bifrost_render_target.
>
> Signed-off-by: Tomeu Vizoso
> Fixes: 3609b50a6443 ("panfrost: Merge AFBC slab with BO backing")
On Fri, Jun 28, 2019 at 9:19 AM Samuel Pitoiset
wrote:
>
> Addrlib doesn't provide this info. Because DCC is linear, at least
> on GFX8, it's easy to compute the size one slice.
>
> Signed-off-by: Samuel Pitoiset
> ---
> src/amd/common/ac_surface.c | 6 ++
> src/amd/common/ac_surface.h | 1
https://bugs.freedesktop.org/show_bug.cgi?id=111018
Bug ID: 111018
Summary: welcome to camp nou
Product: Mesa
Version: git
Hardware: Other
OS: All
Status: NEW
Severity: normal
Priority: medium
https://bugs.freedesktop.org/show_bug.cgi?id=109258
--- Comment #11 from Brendan King ---
I'm pretty sure I've got this to work, by removing the following block of code
from function dri2_initialize_drm in platform_drm.c:
/* Not supported yet */
if (disp->Options.ForceSoftware)
Hello!
Onlyh 10 days to go to submit your talks, workshops or demos for this
year's X.Org Developer Conference, which will be taking place in
beautiful Montréal, Canada on October 2-4, 2019!
Whether it's the Linux kernel, Mesa, DRM, Wayland or X11, if it's
related to the Open Source graphics
Rendering to AFBC was broken, as the HW will complaint loudly if we pass
a tagged pointer in bifrost_render_target.
Signed-off-by: Tomeu Vizoso
Fixes: 3609b50a6443 ("panfrost: Merge AFBC slab with BO backing")
---
src/gallium/drivers/panfrost/pan_context.c | 8 +++-
Signed-off-by: Samuel Pitoiset
---
src/amd/vulkan/radv_meta_fast_clear.c | 104 +-
1 file changed, 53 insertions(+), 51 deletions(-)
diff --git a/src/amd/vulkan/radv_meta_fast_clear.c
b/src/amd/vulkan/radv_meta_fast_clear.c
index a642d6243d4..d601686f8f6 100644
---
Signed-off-by: Samuel Pitoiset
---
src/amd/vulkan/radv_cmd_buffer.c | 3 ++-
src/amd/vulkan/radv_meta_clear.c | 6 --
2 files changed, 6 insertions(+), 3 deletions(-)
diff --git a/src/amd/vulkan/radv_cmd_buffer.c b/src/amd/vulkan/radv_cmd_buffer.c
index 1f3fdd1abd0..c79543a3246 100644
---
Still not supported on GFX9.
Signed-off-by: Samuel Pitoiset
---
src/amd/vulkan/radv_image.c | 6 +-
1 file changed, 1 insertion(+), 5 deletions(-)
diff --git a/src/amd/vulkan/radv_image.c b/src/amd/vulkan/radv_image.c
index 07d89d32edf..8ac6e63a209 100644
--- a/src/amd/vulkan/radv_image.c
Signed-off-by: Samuel Pitoiset
---
src/amd/vulkan/radv_image.c | 4
1 file changed, 4 insertions(+)
diff --git a/src/amd/vulkan/radv_image.c b/src/amd/vulkan/radv_image.c
index 4099c57aa85..07d89d32edf 100644
--- a/src/amd/vulkan/radv_image.c
+++ b/src/amd/vulkan/radv_image.c
@@ -179,6
Addrlib doesn't provide this info. Because DCC is linear, at least
on GFX8, it's easy to compute the size one slice.
Signed-off-by: Samuel Pitoiset
---
src/amd/common/ac_surface.c | 6 ++
src/amd/common/ac_surface.h | 1 +
2 files changed, 7 insertions(+)
diff --git
Signed-off-by: Samuel Pitoiset
---
src/amd/common/ac_surface.c | 25 +
1 file changed, 25 insertions(+)
diff --git a/src/amd/common/ac_surface.c b/src/amd/common/ac_surface.c
index 9e45bd44b72..cc4aea5f8d9 100644
--- a/src/amd/common/ac_surface.c
+++
Am 28.06.19 um 07:09 schrieb Vishwakarma, Pratik:
Fix si_vid_is_format_supported to expose support
for 10-bit VP9 decode using P016 format. Without
this change, 10-bit decode will be exposed only
for HEVC even though newer hardware support
10-bit decode for VP9.
Signed-off-by: Pratik
28 matches
Mail list logo
