--
Download Intel#174; Parallel Studio Eval
Try the new software tools for yourself. Speed compiling, find bugs
proactively, and fine-tune applications for parallel performance.
See why Intel Parallel Studio got high
On Wed, Mar 17, 2010 at 05:28:16PM -0400, Ned Forrester wrote:
[...]
If I recall correctly, the work queue does NOT run in interrupt context
(are allowed to sleep), and therefore mutexs are permitted (for locking
with other non-interrupt activity). The interrupt handler definitely
runs in
Hello,
This is second, updated revision of the series. I tried to address all the
review comments given by H Hartley Sweeten, Ryan Mallon and Martin Guy.
I also tested these again with my TS-7260 board (it has EP9302 chip) using at25
and mmc_spi drivers.
Please review.
Thanks,
MW
Mika
Added a new function: ep93xx_chip_revision() which reads chip revision from the
sysconfig register.
Signed-off-by: Mika Westerberg mika.westerb...@iki.fi
---
arch/arm/mach-ep93xx/core.c | 14 ++
arch/arm/mach-ep93xx/include/mach/platform.h |8
2 files
This patch adds an SPI master driver for the Cirrus EP93xx SPI controller found
in EP93xx chips (EP9301, EP9302, EP9307, EP9312 and EP9315).
Driver currently supports only interrupt driven mode but in future we may add
polling mode support as well.
Signed-off-by: Mika Westerberg
On Thursday, March 18, 2010 10:00 AM, Mika Westerberg wrote:
Added a new function: ep93xx_chip_revision() which reads chip revision from
the
sysconfig register.
Signed-off-by: Mika Westerberg mika.westerb...@iki.fi
Hello Mika,
I'm ok with this part of your patch series.
Acked-by: H
On 03/18/2010 12:46 PM, Amit Uttamchandani wrote:
On Wed, Mar 17, 2010 at 05:28:16PM -0400, Ned Forrester wrote:
[...]
If I recall correctly, the work queue does NOT run in interrupt context
(are allowed to sleep), and therefore mutexs are permitted (for locking
with other non-interrupt
On Thu, Mar 18, 2010 at 01:28:17PM -0400, Ned Forrester wrote:
[...]
The message is atomic in the sense that the controller driver guarantees
to complete all the transfers defined in the message (assuming no
errors) before it handles the next message. Each transfer may change
the clock or
On 03/18/2010 04:09 PM, Amit Uttamchandani wrote:
On Thu, Mar 18, 2010 at 01:28:17PM -0400, Ned Forrester wrote:
[...]
The message is atomic in the sense that the controller driver guarantees
to complete all the transfers defined in the message (assuming no
errors) before it handles the
On 03/18/2010 06:11 PM, Ned Forrester wrote:
It could be a lot of places, from bug in your code to bug in the
controller driver. I'm not sure how much testing omap2_mcspi.c has
received. When I first started using pxa2xx_spi.c, less than a year
after it appeared in the kernel, I found a
10 matches
Mail list logo
