Hi Bruce,
Snip:
Whilst there are many books available of clock distribution within
digital systems (eg http://cva.stanford.edu/books/dig_sys_engr/) and
within VLSI chips, there is little specific info published in book form
on precision clock/frequency standard distribution on the larger
In message: [EMAIL PROTECTED]
Dr Bruce Griffiths [EMAIL PROTECTED] writes:
: But the input voltage noise of the MAX477 is 5nV/rtHz, the corresponding
: value for a discrete transistor circuit may be as low as 1nV/rtHz.
rtHz is a new one for me (I'm mostly a software dude). A quick
It is read V divided by the square root of Hertz.
John
- Original Message -
From: M. Warner Losh [EMAIL PROTECTED]
To: time-nuts@febo.com; [EMAIL PROTECTED]
Sent: Thursday, October 26, 2006 1:57 PM
Subject: Re: [time-nuts] Comparison of Logic Standards for Clock
Distribution
PROTECTED]
: Sent: Thursday, October 26, 2006 1:57 PM
: Subject: Re: [time-nuts] Comparison of Logic Standards for Clock
: Distribution
:
:
: In message: [EMAIL PROTECTED]
: Dr Bruce Griffiths [EMAIL PROTECTED] writes:
: : But the input voltage noise of the MAX477 is 5nV/rtHz
-
From: [EMAIL PROTECTED] [mailto:[EMAIL PROTECTED] On
Behalf Of [EMAIL PROTECTED]
Sent: 24 October 2006 07:40 PM
To: time-nuts@febo.com
Subject: Re: [time-nuts] Comparison of Logic Standards for Clock
Distribution
Hello Stephen,
to help with your question, here is my 2-cents from
Stephan Sandenbergh wrote:
Hi Bruce,
Thank you for the elaborate answer covering different logic types. Funny
enough, I have just read the excellent book you recommended cover to cover -
probably the origin of many of my questions.
As I said in reaction to Said's response - I am not
Stephan Sandenbergh wrote:
Hi Bruce,
You mentioned that locking to a crystal at the receiving end as an option.
Does this mean that signal transmission is primarily plagued by short term
noise?
I have never really touched the topic of optical fibre, but I realise that
it is superior to
Hi All,
Can anyone give me the low-down on logic standards for clock distribution in
digital systems?
It seems that ECL, PECL and LVDS are the most widely used. After a quick
glance at the specs for the above mentioned standards I noted the following
differences between ECL/PECL and LVDS:
Stephan Sandenbergh wrote:
Hi All,
Can anyone give me the low-down on logic standards for clock distribution in
digital systems?
It seems that ECL, PECL and LVDS are the most widely used. After a quick
glance at the specs for the above mentioned standards I noted the following