On Wed, 17 Jul 2002 [EMAIL PROTECTED] wrote: [...] > MIPS interrupt mechanisms are different then the x86 interrupt handling.
Do you have some URL with documentation about this difference? Herman -- K.U.Leuven, Mechanical Engineering, Robotics Research Group <http://www.mech.kuleuven.ac.be/~bruyninc> +32 16 322480
