Don't remember char instruction problems. The model dependencies I
remember (4+ decades old) were:

- model 20 had only 8 registers

- model 44 had fast clock and outboard channels like 65 but didn't have a
few instructions - LM STM ...

- model 91 didn't have packed arithmetic in hardware - it was handled by
S0C1 interrupt handler - I think it was added by 360/195 or 370/195

IBM Mainframe Assembler List <[email protected]> wrote on
06/06/2011 12:48:21 PM:

> From: Paul Gilmartin <[email protected]>
> To: [email protected]
> Date: 06/06/2011 12:50 PM
> Subject: Re: How to code TAM instruction
> Sent by: IBM Mainframe Assembler List <[email protected]>
>
> On Jun 6, 2011, at 10:18, Gerhard Postpischil wrote:
> >
> > (my infamous example being the source for IEFSD095, the job
> > separator, which introduced me to BXH R5,R5, but also served as
> > a warning, as the author failed to take advantage of character
> > oriented instructions to manipulate character data).
> >
> Weren't those model-dependent?
>
> -- gil


-----------------------------------------
The information contained in this communication (including any
attachments hereto) is confidential and is intended solely for the
personal and confidential use of the individual or entity to whom
it is addressed. If the reader of this message is not the intended
recipient or an agent responsible for delivering it to the intended
recipient, you are hereby notified that you have received this
communication in error and that any review, dissemination, copying,
or unauthorized use of this information, or the taking of any
action in reliance on the contents of this information is strictly
prohibited. If you have received this communication in error,
please notify us immediately by e-mail, and delete the original
message. Thank you

Reply via email to