The UART is a dedicated peripheral on Arria10 and therefore can be used
without the FPGA bitstream loaded. Move the lowlevel UART init to an
earlier stage to get debugging output for the DDR and FPGA setup .

Tested on the Reflex Achilles.

Signed-off-by: Steffen Trumtrar <[email protected]>
---
Bruno Knittel (2):
      ARM: socfpga: arria10-reset-manager: release UART0
      ARM: socfpga: arria10-init: setup uart earlier

 arch/arm/mach-socfpga/arria10-init.c          | 8 ++++----
 arch/arm/mach-socfpga/arria10-reset-manager.c | 1 +
 2 files changed, 5 insertions(+), 4 deletions(-)
---
base-commit: d6f0974673c0e3da00f8d0789d6302a43f3e478d
change-id: 20251114-v2025-11-0-topic-socfpga-arria10-c56efb6d862c

Best regards,
-- 
Steffen Trumtrar <[email protected]>


Reply via email to