On Wed, 13 May 2026 14:23:14 +0200, Michael Tretter wrote:
> The AXE5 Eagle low level code configures the Ethernet pinmux and PHY
> reset. This code is executed in EL3 and in EL1, and the PHY reset is
> toggled and waited for twice.
> 
> There is no reason to perform the pinmux and reset in the low level
> code, but it actually belongs into the board code.
> 
> [...]

Applied, thanks!

[1/1] arm: socfpga: axe5-eagle: move PHY reset to board code
      https://git.pengutronix.de/cgit/barebox/commit/?id=ee2d3715da01 (link may 
not be stable)

Best regards,
-- 
Sascha Hauer <[email protected]>


Reply via email to